CLIPPEDIMAGE= JP406266596A

РАТ-NO: JP406266596A

DOCUMENT-IDENTIFIER: JP 06266596 A

TITLE: FLASH MEMORY FILE STORAGE DEVICE AND INFORMATION

PROCESSOR

PUBN-DATE: September 22, 1994

INVENTOR-INFORMATION:

NAME

KATAYAMA, KUNIHIRO

KAKI, KENICHI

KITAHARA, JUN

HIDA, YASUHIRO

FURUSAWA, KAZUNORI

ASSIGNEE-INFORMATION:

NAME

COUNTRY

HITACHI LTD

N/A

APPL-NO: JP05051041

APPL-DATE: March 11, 1993

INT-CL (IPC): G06F012/00;G06F012/00

ABSTRACT:

PURPOSE: To attain plural byte parallel and simultaneous writing while efficiently using a storage area.

CONSTITUTION: A file storage device using a flash memory element whose minimum deleting unit is larger than X bits, and whose data access width is (x) bits (x=X/p:(p)) is an integer ≥2) through an X bit data bus, is equipped with a flash memory device 5 constituted of the (p) sets of flash memory element groups to which an access are simultaneously possible, dividing means 51-54 which divides data on a data bus into at least (p) parts, data distributing

means 61 which has at least a first function which makes the (p) pieces of (x) bit data correspond to one set of the flash memory element groups, and a second function which makes the (p) pieces of (x) bit data respectively correspond to the different sets of the flash memory element groups, and control means 56 which controls the data distributing circuit 61 so that the first and second functions can be switched according to the number of the storage capacity units of the file management of the access object files.

COPYRIGHT: (C)1994,JPO&Japio

(19)日本国特許庁(JP)

(12) 公開特許公報(A)

FΙ

(11)特許出顧公開番号

特開平6-266596

(43)公開日 平成6年(1994)9月22日

(51) IntCL^s

雌別配号 庁内整理番号

G 0 6 F 12/00 5 2 0 P 8944-5B

5 5 0 9366-5B

技術表示箇所

審査請求 未請求 請求項の数11 OL (全 21 頁)

(21)出願番号

特顧平5-51041

(22)出題日

平成5年(1993)3月11日

(71)出顧人 000005108

株式会社日立製作所

東京都千代田区神田駿河台四丁目6番地

(72)発明者 片山 国弘

神奈川県横浜市戸塚区吉田町292番地 株 式会社日立製作所マイクロエレクトロニク

ス機器開発研究所内

(72)発明者 柿 健一

神奈川県横浜市戸塚区吉田町292番地 株式会社日立製作所マイクロエレクトロニク

ス機器関発研究所内 (74)代理人 弁理士 富田 和子


最終頁に続く

(54)【発明の名称】 フラッシュメモリファイル記憶装置および情報処理装置

(57)【要約】 (修正有)

【構成】 Xビットのデータパスを介し最小消去単位が Xビットより大きくデータアクセス幅が x ビット (x= X/p:pは2以上の整数) であるフラッシュメモリ素子を用いるファイル記憶装置において、それぞれ同時に アクセス可能な p 組のフラッシュメモリ素子群により構成したフラッシュメモリ装置 5、データパス上のデータを少なくとも p 分割する分割手段 5 1~5 4、少なくとも、p 個の x ビットデータをフラッシュメモリ素子群の 1 組に対応付ける第1の機能、及び p 個の x ビットデータを でれてれフラッシュメモリ素子群の別園の 組に対応付ける第2の機能とを有するデータ分配手段 6 1、並びにアクセス対象ファイルのファイル管理の配憶容量単位の数に応じて、第1及び第2の機能を切替るようデータ分配手段 6 1を制御する制御手段 5 6を備える。

【効果】 記憶エリアを有効に利用しながら複数パイト 並列同時書込みが可能になる。



【特許請求の範囲】

【閉求項1】ファイルのデータをXピットのデータパス を介して格納するファイル記憶装置であって、最小消去 単位が前記Xビットより大きくデータアクセス幅がxビ ット (x=X/p:pは2以上の整数) であるフラッシ ュメモリ素子を用いるフラッシュメモリファイル配憶装 置において、

それぞれ同時にアクセス可能なp組のフラッシュメモリ 素子群により構成したフラッシュメモリ装置と、

前記Xピットのデータバス上のデータを少なくともp分 10 割する分割手段と、

少なくとも、該分割により得られたp個のxピットデー タを前記フラッシュメモリ素子群の1組に対応付ける第 1の機能と、前記p個のxピットデータをそれぞれ前記 フラッシュメモリ素子群の別個の組に対応付ける第2の 機能とを有するデータ分配手段と、

アクセス対象ファイルのファイル管理の記憶容量単位の 数に応じて、前配第1および第2の機能を切替るよう前 記データ分配手段を制御する制御手段と、

を備えることを特徴とするフラッシュメモリファイル記 20 馆装置。

【請求項2】前記制御手段は、前記フラッシュメモリ素 子の最小消去単位のメモリエリア内には異なるファイル のデータが混在しないよう、前記データ分配手段を制御 することを特徴とする請求項1記載のフラッシュメモリ ファイル配位装置。

【請求項3】前配制御手段は、前配ファイルの連続する p個の記憶容量単位のデータに対して前配第2の機能を 選択し、1個の配憶容量単位のデータに対して前配第1 の機能を選択するよう、前記データ分配手段を制御する 30 ことを特徴とする請求項1または2記載のフラッシュメ モリファイル記憶装置。

【請求項4】前記記憶容量単位と、前記フラッシュメモ リ素子の最小消去単位が等しいことを特徴とする酵求項 1または2記載のフラッシュメモリファイル記憶装置。

【請求項5】プログラムおよびデータを処理する中央資 算処理手段と、該中央演算処理手段を駆動するクロック 発援手段と、フラッシュメモリを配憶媒体としたファイ ル記憶手段と、該ファイル記憶手段のフラッシュメモリ のアクセスを制御するファイル配憶制御手段を構成要素 40 とする情報処理装置において、

前記クロック発援手段が発生するクロック信号と同一の 信号あるいは同期する信号を前配ファイル配憶制御手段 に入力し、前記中央演算処理手段と鼓ファイル記憶制御 手段が同期動作を行ってファイルデータを送受すること を特徴としたフラッシュメモリファイル記憶装置を搭載 する情報処理装置。

【請求項6】前記中央演算処理手段と前記ファイル記憶 手段の1回のデータアクセス幅が異なる場合、前配ファ

かを示す状態提示信号を出力する手段を備え、前配中央 演算処理手段は前記状盤提示信号を受け、これが処理中 であることを示していれば処理終了までの期間、処理の 進行を停止する機能を有し、前配ファイル記憶制御手段 は前記ファイル記憶手段が扱うデータピット数を前記中 央演算処理装置の処理データピット幅に合わせるデータ ピット幅制御手段を有し、該データピット幅制御手段は データビット幅を一致させるために必要とする期間、前 記状態提示信号により処理中であることを前記中央演算 処理手段に示して特機させ、双方の処理データ帽を一致 させてデータのやり取りを行うことを特徴とした請求項 5 記載の情報処理装置。

【請求項7】前記中央演算処理手段のデータアクセス幅 に等しいピット数のデータを生成するために必要な数の フラッシュメモリ群により前記ファイル記憶手段を構成 し、それぞれのメモリ群にシーケンシャルな順序を規定 し、複数の記憶容量単位数に及ぶファイルの格納におい てはこの規定されたメモリ群の順序に従うこととし、一 旦格納されたファイルを更新することにより配像容量単 位数が増加する場合には該増加に対して、前回格納した ときにファイルの最後のデータが格納されていたメモリ 群の次の順序に規定されているメモリ群から増加配位容 量単位分の配憶エリアを確保することを特徴とする請求 項6記載の情報処理装置。

【請求項8】中央処理装置と、ファイル記憶装置を備え る情報処理装置において、

前記ファイル記憶装置の記憶媒体として、複数のフラッ シュメモリ素子を用い、酸フラッシュメモリのデータの 最小消去単位をファイル管理の記憶容量単位と等しく し、かつ、

前記中央処理装置がファイルアクセスを要求する際の記 億容量単位数が複数である場合は前配複数のフラッシュ メモリ来子を同時にアクセスし、配憶容量単位数が1で ある場合には、前記複数のフラッシュメモリ素子の1個 をアクセスすることを特徴とした情報処理装置。

【請求項9】フラッシュメモリを配憶媒体とするファイ ル記憶装置において、記憶するある1つのファイルの記 億容量が複数の配億容量単位に及ぶ場合には、各配億容 量単位ごとに、次に続く記憶容量単位が格納されている 物理的な位置の情報を配憶する連鎖情報記憶手段を備え たことを特徴とするフラッシュメモリファイル記憶装

【請求項10】1つのパッケージに複数のメモリチップ が狙み込まれているメモリ秦子において、

前配メモリバッケージが全メモリチップのデータ入出力 数の総計に相当する数の入出力データ増子を備え、また 各メモリチップの入出力データとデータの入出力増子を 切り換え接続制御するデータ制御手段と、該データ制御 手段に対するメモリ使用者からの指示のための制御信号 イル記憶制御手段はファイルデータの処理中か処理完了 50 端子を備え、該制御信号端子の指示により前記複数のメ

モリチップのデータを切り換え接続して前記入出力デー 夕端子の任意の端子に任意のメモリチップの入出力デー 夕を接続することを可能としたメモリ素子。

【請求項11】1つのパッケージに複数のメモリチップ が組み込まれているメモリ素子において、

前記メモリパッケージが全メモリチップのデータ入出力 数の総計に相当する数の入出力データ端子を備え、また 各メモリチップの入出力データとデータの入出力増子を 切り換え接続制御するデータ制御手段と、鉄データ制御 手段に対するメモリ使用者からの指示のための制御コマ 10 用に考慮がなされていない。 ンド設定手段を備え、該制御コマンド設定手段の指示に より前配複数のメモリチップのデータを切り換え接続し て前記入出力データ端子の任意の端子に任意のメモリチ ップの入出力データを接続することを可能としたメモリ 寨子。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は、フラッシュメモリを記 億媒体とするファイル配憶装置を搭載した情報機器に係 り、特に高速のファイルアクセスを要求する情報機器に 20 適したファイル配憶装置のファイルアクセス方式に関す

[0002]

【従来の技術】パーソナルコンピュータを始めとする今 日の汎用の情報機器では補助配憶装置はほとんど必須と いえる周辺機器である。しかも、補助配憶装置は、本体 の機器に内蔵されているのが一般的であり、ユーザは常 に大容量のファイルを扱うことができるようになってい る.

【0003】最近では、ノートサイズやパームトップ型 30 のパーソナルコンピュータが使われることが多くなって きており、移動して使用する用途が重要視され始めてい る。このため振動に弱く消費電力が大きい磁気ディスク 記憶装置のかわりに半導体を記憶媒体としたファイル記 俺装置が注目を浴びている。例えば、特開平2-292 798号公報には、配憶媒体としてフラッシュメモリを 使用した半導体ファイル配憶装置の技術が開示されてい

【0004】フラッシュメモリとは、電気的書換え可能 な不揮発性メモリであり、大容量低価格化が可能である 40 ため、半導体ファイル記憶装置の記憶媒体として最も有 効なメモリの一つである。先記の特開平公報技術は、こ のメモリを使用してファイル記憶装置を構築する際に問 題となる点を解決し、使い勝手を向上させる工夫をして いる。例えば書換えの頻発により素子が劣化するという フラッシュメモリの欠点を救済する方法や、フラッシュ メモリの審換えに必要な消去というフェーズにおける高 速化の手法などを提案している。また、ホストとなる情 報機器とのインタフェースとしては磁気ディスク装置と 同一であることを提案しており、磁気ディスク装置に代 50 【0010】しかしながらこの時の問題点として、CP

替できるシステムの構築を目的としている。 [0005]

【発明が解決しようとする課題】上記従来技術の半導体 ファイル配億装置はホストとなる情報機器の既存のイン タフェースパスを使用し、磁気ディスク装置とのコンパ **チビリティを重視している。これにより半導体ファイル** 配憶装置をユーザに抵抗なく受け入れられるようにして いるが、磁気ディスク装置との互換性を重視する反面、 半導体記憶素子の磁気ディスク装置に対する優位性の利

【0006】すなわち、半導体記憶素子は、回転するデ イスクからデータを拾い上げ書き込みを行う磁気ディス ク装置と異なり、静的な記録媒体なので非常に高速なデ 一タアクセスを可能とするが、磁気配憶装置と同一のイ ンタフェースではこの高速アクセスの優位性を活かすこ とができないという問題がある。

【0007】本発明は、半導体配館案子を配憶媒体とす ることにより、アクセスの高速性能を最大限に引き出す インタフェースを構築し、磁気ディスク装置の欠点とい えるアクセス性能の向上を新しい補助記憶装置を提供す ることにある。

[0008]

【課題を解決するための手段】本発明によるフラッシュ メモリファイル記憶装置は、ファイルのデータをXビッ トのデータパスを介して格納するファイル記憶装置であ って、最小消去単位が前配Xピットより大きくデータア クセス幅がxピット(x=X/p:pは2以上の整数) であるフラッシュメモリ素子を用いるフラッシュメモリ ファイル配億装置において、それぞれ同時にアクセス可 能なp組のフラッシュメモリ素子群により構成したフラ ッシュメモリ装置と、前配Xビットのデータバス上のデ ータを少なくともp分割する分割手段と、少なくとも、 該分割により得られた p 個の x ピットデータを前記フラ ッシュメモリ素子群の1組に対応付ける第1の機能と、 前記り個のxビットデータをそれぞれ前記フラッシュメ モリ素子群の別個の組に対応付ける第2の機能とを有す るデータ分配手段と、アクセス対象ファイルのファイル 管理の配憶容量単位の数に応じて、前配第1および第2 の機能を切替るよう前配データ分配手段を制御する制御 手段とを備えることを特徴とする。

[0009]

【作用】現状のパーソナルコンピュータに使用されてい る磁気ディスク装置では、データアクセスがパーソナル コンピュータのメモリアクセスに比較して遅く、パーソ ナルコンピュータ内のCPUと同期して動作する必要は ない。そのため磁気ディスク装置のデータの授受は非同 期のパス上で行われている。半導体を配値媒体とした場 合にはCPUの動作に追随することができるため、同期 動作にすることが有意義となる。

5

Uの処理のパス幅とフラッシュメモリ1チップのデータ アクセスのパス幅が異なるという点がある。DRAMな どではこのパス幅の違いをメモリチップを並列して使用 することにより解決できるが、フラッシュメモリでは消 去単位が決まっており、最小の消去単位は何えば512 パイトである。この場合、複数チップを並列に利用する と、一度に消去を行う消去単位の容量が (512×並列 チップ数) パイトとなってしまう。これでは、消去対象 容量が大きすぎて、消去対象以外のデータまで消去して しまうことになる。

【0011】一方、現在、パーソナルコンピュータのフ ・ ァイル管理はこの512パイト単位を一区切り(1セク タ)としているため、このファイル管理の記憶容量単位 (以下、ファイル管理単位ともいう) を変更することは 避けるべきである。従って、ファイル管理単位である1 セクタのアクセスにおいて何えばフラッシュメモリ4チ ップを並列に利用しようとすると、結果的に最小消去単 位が大きくなり、このセクタの書替時に前述のように1 セクタの4倍の容量を同時に消去することが必要にな 2ピットパス、フラッシュメモリが8ピットパスであれ は、1チップを4回順次アクセスしてCPUの32ビッ トパスに対応する必要がある。

【0012】しかし、4セクタ以上の連続アクセス時に は、各4セクタのデータについて、4チップに並列に同 時アクセスして、1回のアクセスでCPUのデータパス からの32ピットを同時アクセスするようにしても問題 ない。すなわち、最初に第1セクタの512パイトが3 2 ビットずつ16回に分けて書き込むと、各チップに1 28 (16×8) パイトが分散する。次に第2セクタの 512パイト32ピットずつ16回に分けて書き込む。 続いて、同様に、第3セクタの512パイトを、さらに 第4セクタの512パイトを書き込む。この時点で、4 チップの最小消去単位の容量がすべてデータで満たされ ることになる。したがって、このファイルの書替時には この4セクタ分の容量を一括して消去して問題ない。

【0013】 このようにして、ファイルを4セクタずつ 同時 4 チップ並列アクセスを繰返す。最後の 4 セクタに 消たないデータが残った場合には、別の対処が必要とな る.

【0014】3セクタ残った場合には、CPUの32ピ ットが3で割り切れないので、2セクタと1セクタに分 けて対処する。

【0015】2セクタ残った場合、あるいは、初めから 2セクタのファイルである場合、CPUからの32ピッ - トのデータを2分割し、一度に16ピットずつ2チップ に同時アクセスする。第1セクタの512パイトは、1 6ピットずつ32回に分けて2チップに巻き込まれ、各 チップに256 (32×8) パイトずつに分散すること になる。次に、第2セクタの512パイトが同様に16 50 セスすることが可能になる。

ピットずつ32回に分けて2チップに書き込まれる。

【0016】1セクタ残った場合、あるいは初めから1 セクタのファイルの場合、CPUからの32ピットのデ 一夕を4分割し、一度に8ピットずつ1チップにアクセ スする。1セクタの512パイトは64回に分けてどの チップの1セクタエリアに格納される。

【0017】以上のように、連続アクセスするセクタ数 によりデータの格納方法を変え、アクセスの高速化に寄 **与するとともにフラッシュメモリに伴う消去の問題を解** 10 決できる。すなわち、いずれの格納方法においても、1 チップの最小消去エリア内には同一のファイルのデータ のみが格納されることが保証されるので、フラッシュメ モリの消去に伴う上述の問題が解消される。

【0018】なお、本発明では、フラッシュメモリを同 期動作させるが、アクセス形式によって遅延が生じる。 この問題に対しては、CPUにレディ信号入力があるも のを用いることにより、任意にCPUに待機状態を要求 できる。レディ信号入力のあるCPUは今日では一般的 である。何えば現在の汎用のパーソナルコンピュータに る。このような事態を避けるために、例えばCPUが3 20 搭載されているCPUとして最も一般的なINTEL社 の16ピット処理以上のCPUには全て備えられてい る。このレディ信号をネゲートすることによりCPUは 処理サイクルを停止するため、アクセスデータの読み出 し、書き込みが終了していなければこの信号をネゲート するだけで良く、アクセスが終了したらアサートすれば CPUは処理の実行を再開する。これらはファイル記憶 装置がCPUと同期動作をして初めて可能となる制御で あるため、この時に同期したクロックを双方に入力して 何期動作させることは必須である。 これらの制御により 一回の処理におけるデータ幅がCPUとフラッシュメモ リで異なる場合にも、データ幅が揃うまでCPUを特機 させることにより容易に対応可能である。

> 【0019】ファイル管理上一度連続セクタで扱ったも のを後から分割することは通常あり得ない。すなわち、 ファイルシステムはファイル単位でしかアクセスされな い。したがって、複数セクタの連続アクセスの場合は書 き込みの時点で複数チップを同時アクセスして複数セク 夕を並列使用するようにすれば、読み出しの際に同様の 並列アクセスをすれば書き込んだままのファイルのデー 夕を得ることができる。

> 【0020】以上のように、本発明によればフラッシュ メモリを記憶媒体とするファイル記憶装置を搭載した情 報処理装置において、磁気ディスク装置と比較して係か 性が大きいアクセス性能において、最大限の性能を引き 出せるようシステムとの同期制御を行う。その際にシス テムのCPUに入力するレディ信号により適宜CPUを 待機状態においてタイミングを合わせる。 システムのデ ータパス幅とフラッシュメモリ1チップのアクセスデー タビット数が異なる場合でも、できるかぎり高速にアク

【0021】特にアクセス速度がユーザに認識されやす い大容量のファイルのリードライトすなわち連続セクタ アクセスにおいて効果が大きい。また、システムのデー タパス幅とフラッシュメモリ1チップのアクセスデータ

ビット数は用途、性能、時代によって異なるが、様々な ものに対応できる柔軟性の高い構成を可能とする。また メモリをインタリープアクセスして高速化する方法にも 広用できる。

【0022】連鎖情報を備える構成によれば、システム からのアクセス手順を簡略化し高速アクセスを援助す 10 る。そしてファイル管理自体を簡略化でき、コントロー ル回路や制御プログラムなどの簡素化が図れる。

【0023】また、メモリ素子の中にデータ分配機能を 備えることにより、周辺回路の削減、データ処理の高速 化が図れる。

[0024]

4

【実施例】以下、本発明における実施例を図を用いて詳 細に説明する。

【0025】まず、図1に標準的なパーソナルコンピュ ータの構成に本発明のフラッシュメモリファイル装置を 20 設置したものを示す。図中、1はデータやプログラムの 処理を可るCPUであり、そのデータパス幅は32ピッ トであるものとする。2はシステム全体の同期クロック を発生するクロック発生器である。 3 はシステム内部の パスでデータバス、アドレスバス、メモリコマンド、I Oコマンドなどを含む。4 は本発明のフラッシュメモリ ファイル装置のファイル管理やメモリ制御を行うファイ ル制御回路である。5は、フラッシュメモリファイル装 置の記憶媒体となるフラッシュメモリアレイであり、1 チップのアクセスデータビット数は8ビットであるとす る。6はシステムの主記憶を管理制御する主記憶制御回 路、7は主記憶であるDRAMである。8は周辺IOパ スの制御回路であり、周辺10装置の一つとして表示制 御回路9と表示装置10が接続されている。この他の周 辺1〇装置として、通信装置11や外部大容量記憶装置 12などが挙げられる。

【0026】通常、周辺IOパス制御回路8には別のク ロック発生回路が内蔵されており、これら周辺IO装置 はそのクロックの周期に基づいて動作する。しかし高速 化のために内部システムパス3に直接接続して、CPU 40 1と同期動作するものも考えられる。13は、内部シス テムパス3に接続された回路を同期させるためにCPU 1を含む各回路に供給されるクロック信号である。但 し、CPU1に与えられるクロックと全く同一である必 要はなく、回路によっては分周したものでも同期してい

【0027】14は、CPU1に入力されるレディ制御 信号であり、各回路より出力された状態提示信号をレデ ィ制御回路15で統括してCPU1に入力される。16 は、本システムの使用者が所望の処理を指示するための 50 3を通してアクセスを行う。それにはまずステータスレ

入力装置の制御回路であり、17は入力装置である。図 では入力装置17をキーボードとし、その制御回路16 はキーポードコントローラ(KBDC)としている。

【0028】次に、図1のシステムの動作を説明する。 通常の動作時は、使用者から入力装置17により指示さ れた処理を実行すべく主配憶?に格納されているプログ ラムやデータをCPU1が演算処理し、その結果を表示 装置10に表示する。また必要であれば通信装置11を 起動したり、大容量外部配憶装置12へ大容量データの 格納を行う。そして、ファイルを引き出したり格納した りという動作の際にはファイル制御回路4とフラッシュ メモリ5からなるフラッシュメモリファイル装置を動作 させる。システムの立ち上げ時もここからシステムプロ グラムをロードすることになる。これらの動作の際に は、クロック発生器2が発生するクロック13により同 切動作し、ある回路がCPU1に待機を要求する必要が 生じたら、その回路がレディ制御回路15にCPU特権 を要求し、レディ信号14のネゲートによりCPU1に それが伝えられる。 CPU1はレディ信号14が再度ア サートされるまで待機を続けることになる。この時、フ ァイル制御回路4はCPU1に要求されるファイル数に よりCPU待機時間を増減する制御を行えるようになっ ている。この仕組みを図2により説明する。

【0029】図2は、フラッシュメモリファイル装置の 内部構成を説明する図である。図中、3、4、5、13 は図1と同様のものであり、以下はファイル制御回路4 内部の構成要素である。21は、システムパス3とイン タフェースを行うレジスタ群であり、22はファイル制 御回路4の状態をCPU1に報告するためのステータス レジスタ、23はアクセスするスタートセクタ番号の設 定レジスタ、24はアクセスする最後のセクタ番号の設 定レジスタ、25はCPU1が要求する処理をコマンド コードとして指示するコマンドレジスタ、26はシステ ムパスとのデータの授受を行う窓となるデータレジスタ である。27は、ファイル制御回路4内部の制御を統括 するコントローラであり、ワンチップマイコンなどのプ ログラム可能なインテリジェントなLS1が理想的であ る。28は記憶媒体であるフラッシュメモリ5の制御を 行う制御回路、29はフラッシュメモリに書き込みある いは読み出すデータの制御を行うデータ制御回路であ る。30はメモリのアクセスを高速に行うためのDMA 制御回路であり、システムのクロック信号13は本回路 に入力される。31はレディ制御回路15に出力する状 飯提示信号、32はこのフラッシュメモリファイル装置 内のローカルパス、33はフラッシュメモリをアクセス するための制御信号及びアドレスである。

【0030】次に図2のフラッシュメモリファイル装置 の動作を説明する。CPU1はフラッシュメモリファイ ル装置へのアクセスの必要性が生じたら、システムパス

ジスタ22の内容を読み出してアクセス可能な状況か確 区する。そして次にアクセスするセクタをスタートセク タレジスタ23とエンドセクタレジスタ24に設定す る。そして要求するアクセスのコマンドコード(リード またはライト)をコマンドレジスタ25に書き込む。そ して再びステータスレジスタ22を読み出し、アクセス 可能であればデータレジスタ26へのデータの書き込み あるいは読み出しを行う。

【0031】この際、コントローラ27はこれらインタ フェースレジスタ21の管理を行い、CPU1からの要 10 求に応えるようにする。つまりスタートセクタレジスタ 23やエンドセクタレジスタ24、コマンドレジスタ2 5を読み取ってフラッシュメモリ5のアクセス内容を把 握し、現在の状態を示すコードをステータスレジスタ2 2に書き込んでCPU1に報告する。

【0032】 コントローラ27はCPU1からのアクセ ス要求に応えるためのフラッシュメモリアクセスを直接 行うには動作速度が遅いことが考えられるので、DMA 制御回路30により高速にフラッシュメモリアクセスを 行い、システムパス3とのデータの授受を行う構成とし 20 ている。そのためのDMA制御回路30やメモリ制御回 路28へのアクセス内容の設定やDMAの起動などをコ ントローラ27が行うことになる。

【0033】DMA制御回路30はDMAを行うための アドレス発生及びタイミング生成を行い、メモリ制御回 路28はそのタイミングに従いアクセス信号を発生す る。フラッシュメモリ5はこれらの入力倡号によりデー 夕制御回路29とデータの投受を行う。データ制御回路 29はアクセスのセクタ数に応じてデータの生成を行

【0034】例えば、1セクタのライトアクセスであれ ばシステムパス3からの1回のアクセスにより送られる データをフラッシュメモリの1 チップの書き込みピット 数に合致させる。本実施例では、システムパス3のデー タバス幅を32ピットとしているため1回のアクセスに よる転送で32ピットのデータが得られる。そしてフラ ッシュメモリ1チップのデータ幅を8ピットとしている ので送られたデータを4回に分けてフラッシュメモリ5 に書き込むことになる。そのために32ビットデータを 4つの8ピットデータへ分割する処理を、データ制御回 路29がラッチ回路を用いて行う。また逆に1セクタの リードアクセスであれば、フラッシュメモリ5を4回リ ードアクセスして32ピットデータを用意して、1回の パス転送とする。この際に生ずるシステムパス3の待ち 時間はデータ制御回路29が発生する状態提示信号31 によるCPU1への待機要求で生じさせる。

【0035】一方、複数セクタのアクセスの場合は、デ ータ制御回路29がラッチするデータを開節してアクセ スを高速化して正常実行する。例えば4セクタの連続リ

メモリ5を4チップ同時にリードすることにより32ビ ットのデータが完成するため、システムパス3の待ち時 間を大きく減らすことができる。ただしフラッシュメモ リ5への書き込みの時点で4チップ同時ライトアクセス を行っておく必要がある。そうしないとデータの順番が 異なってしまい正常なファイルデータではなくなる。た だし、ファイル記憶装置を扱うシステムでは、ファイル 単位で管理を行うのが一般的であるため、書き込んだと きのセクタ数と同じセクタ数をリードアクセスするのが 普通であり、セクタ数によるアクセスの形式をライトと リードで全く等しくしていれば先述の情報を配録する必 要はない。つまり、例えば5セクタの連続ライトの際に は最初の4セクタは4チップに並列に同時書き込みし、 残る1セクタは1チップに4分割する、というアクセス 形式をリードとライトのいずれにおいても採用すれば常 に正常なファイルデータをアクセスできる。なお、念の ために、フラッシュメモリ5に格納されているセクタ単 位のデータに、データ格納形式の情報を記録しておいて もよい。その記録場所としてはフラッシュメモリのデー 夕格納領域以外の冗長領域が存在すればそこに格納する のが適当であり、冗長領域がない場合は別の配憶領域を 設置して記録する。

【0036】6セクタの連続アクセスに際しては、4セ クタの並列アクセスと2セクタの並列アクセスにより処 理を行う。

【0037】次に、これらのアクセス信号およびデータ 制御方法を図3によりさらに詳しく説明する。

【0038】図3では、システムパスを32ピット、フ ラッシュメモリを8ピットのピット幅としたときの構成 を示している。図中、既出の番号はこれまでに説明した ものと同一のものである。新たに、41は、DMA制御 回路30のアドレス発生のためのカウンタであり、シス テムクロック13やシステムパス3の10アクセス (コ マンド) 信号あるいはメモリアクセス (コマンド) 信号 を入力し、これに同期してカウントアップする。42 は、コントローラ27のローカルバス32が接続される DMA制御の起動レジスタであり、このレジスタにコー ドを書き込むことにより所望のDMA転送を開始するこ とができる。43は、やはりローカルバス32に接続さ れるセクタ番号レジスタであり、アクセスするセクタ番 号を書き込むことにより任意のセクタ番号のDMA転送 を行うことができる。実動作上は、このセクタ番号の書 き込み値をメモリ制御回路28に入力してフラッシュメ モリの上位アドレスやチップセレクト信号の生成に使用 される。44は、DMA転送時に各制御回路で同期をと るためのタイミング信号を発生するタイミング回路であ る。45は、カウンタ41とセクタレジスタ43の値に 基づいてメモリ候仰回路28が発生するメモリアドレス である。46は、メモリアドレス45の発生に合わせて ードアクセスであれば、8 ピットアクセスのフラッシュ 50 生成するメモリ制御信号である。5 1、5 2、5 3、5

4は、各々1パイト (8ピット) のデータラッチであ り、データ制御回路29内における32ピットデータと 8ピットデータとの間のデータ幅変換のための4パイト (32ピット) のデータラッチを構成している。システ ムパス3のデータをD0~D31とすると、ラッチ51 はD0~D7、ラッチ52はD8~D15、ラッチ53 はD16~D23、ラッチ54はD24~D31をそれ ぞれラッチする。55は、これらデータラッチのラッチ 信号発生回路である。56は、ローカルパス32と接続 されてデータ幅やデータの並び方を設定するデータ制御 10 設定レジスタである。本実施例では、このデータ制御設 定レジスタ56にリードアクセス時の連続アクセスセク 夕数として"1"、"2"、"4"のいずれかを設定する ことによりラッチ信号の発生とそのタイミングをラッチ 信号発生回路55に指示する。そしてデータラッチ5 1、52、53、54のそれぞれに入力するラッチ信号 が57、58、59、60である。例えば"1"を設定 すれば、ラッチ信号57、58、59、60を順次一つ ずつ出力し、1チップのフラッシュメモリからのデータ を4回アクセスして32ピットのデータを生成してシス 20 テムバス3に出力する。また"2"を設定すれば、ラッ チ信号57、58を同時に出力し、その後ラッチ信号5 9、60に同時に出力するということを交互に行い、2 チップのフラッシュメモリからのデータを2回ずつアク セスして32ピットのデータを生成してシステムパス3 に出力する。また"4"を設定すればラッチ信号57、 58、59、60に同時に出力して、4チップのフラッ シュメモリからのデータを1回だけアクセスして32ビ ットのデータを生成してシステムパス3に出力する。 【0039】一方、ライトアクセスの時は常にデータラ 30 ッチ51、52、53、54に同時にラッチ信号を送っ てシステムからの32ピットデータを一度にラッチする ことになる。61は、データラッチ51、52、53、 54に格納されたデータあるいはメモリ5からのデータ を振り分けるデータ分配回路である。62は、フラッシ ュメモリ5とデータ分配回路61を結ぶ32ビットのデ

12
【0040】このデータの分配について図12、図13、図14により具体的に説明する。これらの図は、データ分配回路61のデータ分配例をデータ制御散定レジスタ56の設定値別に示したものである。それぞれ、図12は連続アクセスセクタ数が1、図13は連続アクセスセクタ数が4、である場合におけるデータ分配を示しており、各場合に4つのメモリ群のどれにアクセスするかにより4種類のデータ分配がある。またリードライトも区別されている。連続アクセスセクタ数が1の場合には4つのシステムサイクルで1アクセスとなり、連続アクセスセクタ数が2の場合には1つのシステムサイクルで1アクセスとなり、連続アクセスセクタ数が4の場合には1つのシステムサイクルで1アクセスとなる。

【0041】連続アクセスセクタ数が1の場合は4つに分割したメモリのどこにアクセスするかにより4種類に分けられるが、連続アクセス数が2及び4においては、どのメモリ群を起点にするかによりやはり4種類に分かれる。すなわちメモリの使われ方により起点を適宜決めることができ、このようにすることにより使用されるメモリ群1を起点にするとデータの分配法は簡素化できるが、メモリ群1が使用される比率が高くなり使用量、が集じると最終的には、一つのメモリ群が使用できななり、連続セクタ数が4の高速書き込みアクセスができなくなってしまうことになる。従って起点は全てのメモリ群に設定可能とする。

【0042】なお、連続セクタ数が1または2のリードにおいては、図では分配回路のデータ結線をそれぞれのサイクルにおいて別々にしているが、ラッチ信号を目的のラッチ以外には出力しないため、各サイクルで分けることなく結線を一緒にしてもよい。つまり連続セクタ数が1(図12)のAのリードにおいては、分配を順次のサイクルで、ラッチ1-メモリ群1、ラッチ2-メモリ群1、ラッチ3-メモリ群1、ラッチ4-メモリ群1としているが、全てのサイクルで全てのラッチへの結線をメモリ群の1に接続しても構わない。これはデータの結線をしていてもラッチ信号を出力しなければ影響がないからである。

【0043】さらに具体的な説明を加えれば、例えば1セクタのライトアクセスでは図12を参照し、32ビットのデータパス62のうちアクセス対象のフラッシュメモリ群の1つに接続された1パイトを、1回目ではデータラッチ51に、2回目ではデータラッチ52に、3回目ではデータラッチ53に、4回目ではデータラッチ54に、以下51から順番に繰り返してフラッシュメモリへの書き込みを行う。リードにおいては、ラッチ信号により1サイクルずつ各ラッチにデータを振り分ける。

50 【0044】2セクタのライトアクセスでは、すなわち

データ幅2パイトのライトであれば、図13より32ビ ットのデータパス62のうち該当する2つのメモリ群に 接続されている2パイトのデータとして1回目のアクセ スではデータラッチ51、52より、2回目のアクセス では53、54よりデータを受け取り、以下交互に振り 分ける。一方、リードアクセスでは方向が逆になり、該 当する2つのメモリ群から1回目のアクセスではデータ ラッチ51、52に、2回目のアクセスでは53、54 にデータを振り分け、これを繰り返す。

【0045】4セクタのライトアクセス、すなわちデー 10 夕幅4パイトのライトであればパッファの方向はデータ ラッチからフラッシュメモリ5の方向となり、32ピッ トのデータバス62は先頃に当たるメモリ群から順にデ ータラッチ51、52、53、54に接続され、1サイ クルのアクセスで32ピットのアクセスが完了する。リ ードでは方向が逆になる。

【0046】以上の動作を行うためにコントローラ27 はDMA制御回路30に起動をかける前に、これまでに 説明したレジスタ類に適切な値を設定しておく必要があ

【0047】高速化のために、前述のように、複数のメ モリ群に同時にアクセスを行う場合、各メモリ群に与え るアドレスについて、以下、図5を参照して検討する。 【0048】図5において、81~84は、それぞれメ モリ群1~4を示している。同図(1)は、ある程度の ファイルの書込みが行われた状態を示し、同図 (2) は、その後、あるファイルについて更新されそのファイ ル容量が増えた状態を示している。図示のデータ記号 (m-n) のmはファイル番号、nは各ファイル内のセ クタ番号である。例えば、(3-2)は、ファイル番号 3番の2セクタめを示す。但し、この図は、各ファイル の1以上のセクタに対して、どのメモリ群のエリア (1 セクタ分の容量を有する) がどのように利用されるかを 総体的に示したものであり、実際には、2以上のセクタ の連続アクセス時には、各メモリ群の1セクタ容量エリ ア内に単独のセクタ内容のみが格納されるのではなく、 複数のセクタの内容が分散して格納される。この点に関 しては、ファイル管理の説明において後に詳述する。

【0049】図5 (1) において、ファイル番号1 (1 ーnと付されている全てのセクタ)のアクセスにおい 40 て、1-1から1-4までの同時アクセスにおいては、 これらが同じ列に並んでいるため、各メモリ群に同一の アドレスを与えることができる。しかし、ファイル番号 2においては、2-1から2-4までを同時アクセス使 用とすると、メモリ群4には他のメモリ群とは異なるア ドレスを与える必要がある。これは、アドレスパスをメ モリの数だけ設ける必要があることを意味する。あるい は、メモリ群に異なるアドレスを与えるなんらかの方法 が必要となる。従って、これを避けるためには、ファイ

スし、2-2、2-3を同時アクセスし、さらに2-4 は再度単独でアクセスするというアクセス形式をとるめ 要がある。しかし、これでは高速化においては無駄が生 じる。そこで、異なるアドレスを与える構成例を図9に より説明する。

14

【0050】図9は、メモリ群数を4としたときのメモ リ制御回路28内のアドレス生成回路の構成例である。 図中、201~204はフラッシュメモリ5を構成する 4つのメモリ群であり、201は第1のメモリ群a、2 02は第2のメモリ群b、203は第3のメモリ群c、 204は第4のメモリ群dである。205は、メモリ群 bに与える上位アドレスのラッチ回路b、206はメモ リ群c に与えるラッチ回路c、207はメモリ群dに与 えるラッチ回路 d である。208は、メモリ制御回路2 8のアドレスパス (図3の45に対応)、209はアド レスパス208の下位アドレスである。そのアドレスピ ット数は、フラッシュメモリチップのデータ消去量小単 位あるいはファイル管理の最小単位の配位容量をアクセ スするのに相当するアドレスピット数とする。例えば、

20 データ消去最小単位が512パイトであれば、9ピット となる。フラッシュメモリチップのデータ消去最小単位 がファイル管理の最小単位よりも小さい場合に限り、フ アイル管理の最小単位に相当するアドレスピット数とす ることが有効である。210は、アドレスパス208の 下位アドレス209を除いた上位アドレスである。但 し、メモリ群をアクセスするのに不要なさらに上位のア ドレスは除くものとする。211は、メモリ群りをアク セスするためにアドレスラッチbに記憶された上位アド レス、212はメモリ群 c をアクセスするためにアドレ 30 スラッチcに記憶された上位アドレス、213はメモリ 群dをアクセスするためにアドレスラッチdに記憶され た上位アドレスである。214はメモリ群8201のメ モリ制御信号、215はメモリ群b202のメモリ制**御** 信号、216はメモリ群 c203のメモリ制御信号、2 17はメモリ群は204のメモリ制御信号である。

【0051】図9の構成において、メモリ群aからメモ リ群dまでを同時にアクセスする場合には予めアドレス ラッチ205~207にそれぞれのメモリ罪をアクセス . する上位アドレスを書き込んでおく。そして、アクセス を行う際には、下位アドレス210はすべてのメモリ群 に共通であるため、アドレスパスはメモリ群aだけをア クセスするためのアドレスを供給し、メモリ群a以外の メモリ群は対応するアドレスラッチ回路から上位アドレ スによりアクセスを行う。なお、アクセスの制御はメモ リ制御信号214~217に委ねられ、例えば、メモリ 群aとメモリ群bだけのアクセスであれば、メモリ制御 信号214、215だけがアクティブになるようにす る。また、例えばメモリ群dだけのアクセスにおいて は、メモリ群αにはメモリ制御信号214をアクティブ ル番号2のアクセスにおいては、2~1は単独でアクセ50 にしなければいかなるアドレスが与えられても問題な

い。以上により、各メモリ群に異なるアドレスを与える ことが可能となり、メモリ群さえ4つに分散していれ ば、物理的にアドレスの異なる箇所に格納されている同 ーファイルのデータを同時にアクセスすることができ、 高速化の貢献度を高めることができる。 図9の構成で は、メモリ群aのアドレスラッチを省略することができ る。勿論、メモリ群aにもアドレスラッチを設けること が有効であれば、そのようにしてもよい。

[0052]以上の実施例によれば、CPU1は比較的 タのリードライトアクセスを高速にアクセスできる。ま た、ファイルコントローラをワンチップマイコンとして きめ細かい制御をソフトウェアにより指示することがで き、DMA転送制御回路を搭載することによりワンチッ プマイコンがシステムより遅い動作しかできなくてもデ ータ転送を高速に行える。 ただし、 もしワンチップマイ コンの動作速度がシステムに対して十分に高速な動作が 可能であるならば、DMA制御回路は必要なく全てのデ ータ転送をワンチップマイコンが行う構成も考えられ

【0053】また、本実施例ではデータパスをシステム 32ピット、ウラッシュメモリ8ピットとして説明を行 ってきたが、16ビット動作のCPU1や64ビット動 作のCPU、また16ピット入出力のフラッシュメモリ などに対しても、データラッチの数やデータ制御設定レ ジスタなどの構成やコントローラの制御プログラムなど を変えることにより容易に他のデータ幅に対応できる。 その具体例を図15に示した。図15は各ピット幅の組 合せにおける、ハード構成の具体的数値を示している。 図の横の構成はフラッシュメモリのデータのビット数で あり、4ビット、8ビット、16ビット、32ビットを 例に挙げている。縦の構成はシステムのデータ幅を示し ており、簡単な情報機器の8ピットから、現在のパソコ ンの主流である16ピット、32ピット、そして将来的 なパソコンや高性能コンピュータの64ピット、128 ピットの例を示している。またハード構成として挙げて いるデータ分配回路は、実施例のデータ分配回路61で 説明すれば、図中の円一つのビット数×円の数で示して いる。各円の接続は図12~図14と同様の考え方で示 すことができる。ラッチ数は実施例におけるラッチ51 ~54の数の増減であるが、システムデータ幅よりメモ リデータビット数の方が大きい場合にはラッチの位置は データ分配回路メモリ例に構成されることになる。メモ リ群数は実施例では4つに分けているメモリの分割数を 示している。

. 【0054】ただし、本実施例を含めデータ分配回路の 分配数やラッチ数、メモリ群数は最低限度の数であり、 回路規模、端子数などに余裕があれば、増やすことによ りさらに効果的なシステム構成となる。というのはメモ

余裕ができるため、先に述べたようなメモリの使用量、 使用頻度の個りをさらに防ぐことができる。また並列ア クセスするメモリ数を増やすことができるため、高速化 をさらに進めることができる。特にシステムデータ幅と メモリデータビット数が等しいかあるいはメモリのデー タピット数の方が多い場合には、実施例で述べてきたよ うなデータバス幅を合わせるという効果は全くないが、 複数のメモリチップを同時アクセスしていわゆるインタ リープ方式による高速化を実現することができる。この 少ないレジスタに簡単な指定を行うことで、所望のセク 10 際にはメモリ群数を増やすことにより同時にデータ分配 回路におけるメモリのデータの分配数や、ラッチ数を同 時に増やす必要がある。

16

【0055】なお、本実施例ではフラッシュメモリがシ ステムからのデータ転送に追随できることとして説明し ているが、そのためには、フラッシュメモリ内にライト ・パッファを搭載することが望ましい。今後、高速に書き 込みを行えるフラッシュメモリが実現すれば、このよう なライトパッファは必要なくなる。フラッシュメモリに ライトパッファが内蔵されていない場合には、ライトパ 20 ッファをフラッシュメモリとデータ制御回路の間に設置 することができる。そしてライトアクセスの際には直接 フラッシュメモリに書き込まずライトパッファに書き込 みを行ってシステムからのデータ転送終了後にライトパ ッファからフラッシュメモリへの書き込みを行うことに なる。この場合の実施例の構成図を図4に示した。

【0056】図4中、既出の番号はこれまでに説明した ものと同一のものである。新出のものとして71はアク セスがリードかライトかによってデータ分配回路61と の接続を切り換えるデータセレクタ、72はライトデー 30 夕を一時的に格納する32ピット幅のライトパッファ、 73はデータセレクタ71を切り換えるためのリードラ イト信号であり、コマンドレジスタ25のデータの一部 を入力すると良い。もしアクセスがライトであればデー タ分配回路61をライトパッファに接続し、ライトデー タをライトパッファに格納してシステムからのデータ転 送後コントローラがフラッシュへの書き込みを行う。リ ードであればデータ分配回路61がフラッシュメモリに 直接接続され前述の図3のリードアクセスと同様の動作 が実行される。以上の構成にすることにより、ライトバ ッファを内蔵しておらず、巻き込みの遅いフラッシュメ モリを使用してもシステムから見れば高速なアクセスが 可能となる。

【0057】次にファイル管理の実施例として図5を例 にして説明する。これまではハード構成の実施例を説明 してきたが、実際上、フラッシュメモリにどのように格 納するかについて以下に述べる。基本的にこの操作はシ ステムのCPU及びシステムプログラムとフラッシュメ モリファイルのコントローラが行うことになり、ソフト ウェアによる操作が中心となる。図5による説明ではそ リ群数を増やすことによりデータの格納メモリの選択に 50 のソフトウェア自体の内容ではなく、その操作の結果と

して、フラッシュメモリの各メモリ群の単位容量エリア (1セクタ分) が総体的にどのようにファイルのセクタ に割り当てられるかを示す。ファイルの各セクタに対し て、順次のメモリ群に単位容量エリアが確保される。4 以上の連続セクタに対しては、4セクタ (例えば、図の 1-1~1-4) に対して、順次メモリ群1~4の1単 位容量エリアが割り付けられる。但し、実際にはこれら の各セクタのデータは4つの単位容量エリア内に分散し て格納される。 2セクタ (例えば図の1-5~1-6) に対しては、2つのメモリ群の単位容量エリアが割り当 10 てられる。この場合も各セクタのデータは2つの単位容 量エリア内に分散して格納される。ファイル1の最後の セクタ1-7には単独のメモリ群の単位容量エリアが割 り当てられる。

【0058】ここで、2セクタおよび4セクタの分散格 納の様子について、図10および図11によりさらに詳 細に説明する。図10は4パイト同時書込みの例を示 し、図11は2パイト同時書込みの例を示す。前述と同 様、ホストのシステムパスが32ピット、1メモリ群の メモリアクセス幅が8ビットとする。

【0059】図10において、メモリ群a~dへの4セ クタ同時書込みの例を示す。 図中、211は、、ホスト のシステムパスからのデータを示し、32ピット(4パ イト)を単位として送られてくる。222~225は、 8ピット(1パイト)単位のデータの通し番号を示して おり、222は1パイト目のデータ、223は2パイト 目のデータ、224は3パイト目、225は4パイト目 のデータである。以下、連続して4セクタ分として20 48パイト目までが送られてくる。実際には、32ピッ トバスであるため、1パイト目から4パイト目までが同 30 時に受領され、以下も同様である。51~54は図3で 示したデーター時記憶のためのデータラッチである。

【0060】4パイトずつの同時書込みであるため、3 2ピットデータつまり4パイトを同時にデータラッチ5 1~54に格納した後、各パイトがメモリ群a~dに分 散して1パイトずつ書き込まれる。次の32ピットデー 夕について各パイトがメモリ群a~dの後続部分に書き 込まれる。このようにして、1セクタ分の512パイト 目までが書き込まれると、続いて第2のセクタについて 同様に4パイトずつメモリ群a~dの後続部分に書き込 まれる。図5では、便宜上、各セクタを特定のメモリ群 に割り当てるように図示したが、以上の説明のように、 実際には、各セクタのデータは特定のメモリ群のみに格 納されるのではなく、メモリ群a~dに分散して書き込 まれる。ただし、4セクタ全体のデータがメモリ群 a~ dの4セクタ分のエリアに格納されることは事実であ

【0061】図11においては、メモリ群aとメモリ群 bへの2パイト同時書込みの例を示す。

2ピットデータつまり4パイトを同時にデータラッチ5 1~54に格納した後、これが2パイトずつに二分さ れ、前半の2パイトがまずメモリ群aとメモリ群bに1 バイトずつ書き込まれ、次に後半の2パイトがメモリ罪 aとメモリ群bに1パイトずつ書き込まれる。このよう にして、1セクタ分の512パイト目までが書き込まれ ると、続いて第2のセクタの1パイト目から同様にして メモリ群 8、 b の後続部分に書き込まれる。この場合 も、第1セクタは特定のメモリ群のみに格納されるので はなく、メモリ群 a, bに分散して書き込まれ、同様 に、第2セクタも第1セクタに続いてメモリ群 a. bに 分散して書き込まれる。

18

【0063】単一セクタの巻込みについては図示しない が、この場合には、同時にデータラッチ51~54の各 パイトデータが順次あるメモリ群に格納される。この場 合のみ1セクタのデータは分散されずに特定のメモリ群 内に格納される。

【0064】以上から分かるように、重要なことは、以 上の動作の結果、フラッシュメモリ素子の最小消去単位 (ここでは1セクタ容量に相当する512パイト)のエ リア内には異なるファイルのデータが混在しないことで ある。これが保証されることにより、ファイル書替時に 別のファイルのデータを消去することなく、かつ、メモ リの記憶エリアを有効に利用しながら複数パイト並列同 時書込みにより高速のファイルデータ格納を達成するこ とが可能になる。

【0065】前述のように、図5(1)はある程度のフ ァイルの書き込みが行われた状態、図5(2)はその後 あるファイルについては更新されかつファイル容量が増 えてしまった状態を示している。図5 (1) では格納さ れるファイル番号順、セクタ番号順に異なるメモリが割 り当てられるように格納する。管理上無駄がないよう に、原則として、詰めて空きがないようにする。

【0066】図5(1)に示したように、メモリ群に空 きが生じないようにファイルのセクタを、順次、連続的 に詰めて格納するものとすると、ファイル更新によりフ ァイル容量が増えた場合には図5(2)に示すように物 理的な格納位置としては連続的に格納することができな い場合が生じる。このような場合であっても、メモリ群 の順番としては連続的になるように格納する。つまり、 ファイル番号4番のファイルを例にすると、(1)では 4-1から4-5までの5セクタが格納されているが、

(2) で2セクタ追加されると、4-1がメモリ群3か ら開始されているため、4-6、4-7の増加分はメモ リ群2、3のエリアが確保されることになる。セクタ数 が増加したファイルの書込み時には、この時には4-5 と4-6と2セクタ連続セクタとして扱われ、4-7は 単独セクタとして扱われることになる。つまり迫加セク 夕に対しても既格納セクタと合わせて連続セクタとして 【0062】2パイトずつの同時魯込みであるため、3 50 の扱いを受けることになる。これらのファイル管理の格

20

納と読み出しをスムーズに行うためには、ハードウェア 構成としてシステムからのアクセスセクタの指定は開始 セクタとセクタ数にし、物理的な格納位置の把握はファ イルシステム内部において行われた方が適当であると考 えられる。つまりシステムからのアクセスファイルの指 定は高速化のため極力簡略化すべきであるが、物理的な 位置が分散していると物理的な位置の指定が複雑化して しまう。従って図2に示したエンドセクタ24はこの意 味からは取り去るべきである。そしてファイルの連鎖を 示す情報をメモリのデータ以外の情報を格納する冗長領 10 域があればそこに、なければ他の記憶手段に格納するこ とにより、ファイルの開始番号が指定されればそれに統 くセクタ番号の物理的な位置が全て連鎖して明らかにな るため、連続アクセスが可能となる。

【0067】図6には連鎖情報の例を示している。図 中、85はメモリに格納されているファイルデータであ り、ファイル番号4、セクタ番号5のデータである。8 6はそれに続くファイル番号4、セクタ番号6のデータ である。そして87はさらにそれに続くファイル番号 4、セクタ番号7のデータである。ただし、これらのデ ータはセクタ番号を順番にしているが、実際の格納状態 としては混じり合っている場合がある。つまり、連続セ クタアクセスにより複数チップ同時アクセスすることに よりデータをスクランブルして格納している場合があ る。もっともこのときにもパイトごとのデータ格納の順 番付けが必要であるため、セクタ番号は非常に重要であ る。88はファイルデータ85が格納されているメモリ 上の物理的な位置を示す物理アドレスであり、左側の数 字"3"はメモリ群番号、右側の数字"5"はそのメモリ群 の中のアドレスである。89、90は同様にファイルデ 30 ータ86、ファイルデータ87の物理アドレスである。 91はファイルデータ85の次のセクタが格納されてい る物理アドレスを示す連鎖情報であり、ファイルデータ 85がファイル番号4、セクタ番号5のデータであるた め、連鎖情報91はファイル番号4、セクタ番号6のデ 一夕が格納されている物理アドレスを示していることに なる。左側の数字がメモリ群番号、右側がメモリ群の中 のアドレスである。同様にして、連鎖情報92はファイ ル番号4、セクタ番号7のデータが格納されている物理 アドレスを示しており、連鎖情報93は次のセクタが存 40 在しない場合を示している。つまりファイル番号4のフ ァイルは7セクタで終了することがわかる。この連鎖情 報がファイルデータに添付されていれば、システムのC PUはファイル格納の物理的な位置を把握する必要はな く単にファイル自体をアクセスする形式をとれる。そし てファイル制御のコントローラが連鎖情報を参照しなが らメモリの物理的なアクセスを行うことにより、一つの ファイルでありながら物理的な格納位置が連続しておら ず分散しているファイルでも連続的なアクセスが可能と なる。その際、異なるメモリ群の同時アクセスのために 50 異なるアドレスを入力する構成が必要である。ただし、 図9で前述したように、1セクタアクセス分の下位アド レスは共用でき、それ以上の上位アドレスに関してだけ で十分である。以上、連鎖情報を用いる実施例によれば システムからのアクセス指定を簡略化でき、少ない情報 量で実施可能である。

. 20

【0068】次にメモリ素子自体に各種機能を組み込む 実施例について説明する。

【0069】図7は複数のメモリチップを1つのパッケ ージに収め、それに付加回路を設けたメモリ業子の構成 図である。図中、101はメモリバッケージ、102か ら105は同様の機能を持ったメモリチップ、106か ら109はメモリパッケージ101の入出力データ増子 で、それぞれ一つで一つのメモリチップのデータ入出力 が可能である。例えばメモリチップ102が8ピットの データ入出力であれば106から109まで全部で8ビ ット×4=32ビットのデータ入出力増子を持つことに なる。110はこれらのメモリチップと入出力端子を接 続する経路を指定する個号入力端子、111は指定個 号、112は接続経路設定回路である。本メモリ101 のユーザは、データ入出力端子106から109の設定 を信号入力端子110により行ってからアクセスを実行 する。この設定には先述の図12、図13、図14のよ うな接続経路から選択するものが一例として考えられ る。メモリ101では設定されたデータ接続を指定信号 111として接続経路設定回路112に送り、接続設定 回路112では設定に従ってメモリチップ102から1 05をデータ入出力端子106から109に接続し、所 望のデータパスにメモリチップのデータを接続すること を実現する。

【0070】図8は、ユーザからのデータ接続の設定を コマンド入力により行うメモリ素子の構成例である。図 中、113はコマンド設定値のレジスタとその設定値か ら指定信号111を作り出すコマンド制御回路である。 114はデータ入出力増子の一部を使用してユーザがコ マンド設定値を設定するデータ線である。その他は図7 の同じ番号と同一のものである。ユーザはデータの接続 経路を図12、図13、図14を一例として選択し、コ マンドコードとしてコマンド制御回路113にデータバ スの一部114から設定し、コマンド制御回路113で は設定されたコマンドコードから接続経路設定回路11 2に該当する指定信号111を送る。以下は、図7の説 明と同様である。図7、図8による本実施例によれば、 メモリ素子としてこれまでに説明した他の実施例を実現 することができ、周辺回路の削減を図ることができる効 果がある。なお本実施例ではメモリパッケージ内に複数 のチップと制御回路を搭載することとしているが、これ らを一つにチップにまとめることにより小型化と高速化 を助長できる。

[0071]

21

【発明の効果】本発明によれば、フラッシュメモリ装置において、ファイル書替時に別のファイルのデータを消去することなく、かつ、メモリの配徳エリアを有効に利用しながら複数パイト並列同時書込みにより高速のファイルデータ格納を違成することが可能になる。

【図面の簡単な説明】

【図1】本発明を実現するシステム構成を示すプロック 図

【図2】フラッシュメモリファイル装置の実施例の構成 を示すプロック図

【図3】実施例の動作を説明するための主要部分のプロック図

【図4】実施例における書き込みが遅いフラッシュメモ リチップを使用した場合のデータ制御を示す説明図

【図 5】実施例におけるメモリへのファイル格納の実行 例の説明図

【図 6】本発明の他の実施例における連鎖情報格納の実 行例の説明図

【図7】信号端子入力指定によるデータ分配機能をメモリ素子内に備えたメモリ構成例の説明図

【図8】コマンド設定入力指定によるデータ分配機能を メモリ素子内に備えたメモリ構成例の説明図

·【図9】実施例におけるメモリ群のアドレス接続の説明 図

【図10】実施例における4パイト同時書込み時の動作 の載明図 【図11】実施例における2パイト同時書込み時の動作の説明図システムパス32ピット、

【図12】実施例におけるメモリ1チップ同時アクセス のデータ分配の説明図

【図13】実施例におけるメモリ2チップ同時アクセスのデータ分配の説明図

【図14】実施例におけるメモリ4チップ同時アクセス のデータ分配の説明図

【図15】システムパスとメモリのデータパスの様々な の 構成におけるハード構成の説明図


【符号の説明】


2…クロック発生回路、4…ファイル制御回路、5…フラッシュメモリ、15…レディ制御回路、21…I/Fレジスタ、22…ステータスレジスタ、23…スタートセクタレジスタ、24…エンドセクタレジスタ、25…コマンドレジスタ、26…データレジスタ、27…コントローラ、28…メモリ制御回路、29…データ制御回路、30…DMA制御回路、31…状態提示信号、51…ラッチ回路、52…ラッチ回路、53…ラッチ回路、56…


データ制御設定レジスタ、61…データ分配回路、71 …データ切り換え回路、72…ライトパッファ、91… 連鎖情報、101…メモリパッケージ、110…指定信 号入力端子、112…接続経路設定回路、113…コマンド制御回路

(図4)

図 4









(図2)


図2




[図5]


【図8】 図 8





[図3]






[図10] [図14] 図10 図14 ライトアクセス リードアクセス 2045 2046 2047 2048 データ 分配 10 12 32bit(4Byte) 8bit 8bit) ラッチ データ 分配 ラッチ メモリ群c 分配 ر 202 لىر 203

[図11]

図川



[図12]

図12

	ライトアクセス							リー	- ドアク	セス	
	サイクル	1	2	3	4		サイクル	1	2	3	4
Α	ラッチ	1 2 3 4	-	-	_		ラッチ	1	2	3	4
	データ 分配	>>>> ⊖®®®	<u>ර</u> ්ර මම්මම	<u>ර</u> ුරුර ඉඹුමුල		-	データ 分配	<u> </u>	<u>ු</u> ලම්මම		
	- # /		,		·	1					
	サイクル	1	2	3	4		サイクル	1	2	3	4
В	ラッチ	12		-	-		ラッチ	1	2	3	4
	データ 分配	ර ර ර	ර දුරුර මම්මම	ဝဝဝဝ ဓေမမ	<u>ි</u> මඹඹම		データ 分配	<u>ර</u> ූර මමුමුම	⊕ ⊕ ⊕ ⊕ ⊕ ⊕		
	#1						#1				
	クル	1 2	2	3	4		サイ クル	1	2	3	4
С	ラッチ	3 4	_	_		ı	ラッチ	1	2	3	4
	データ 分配	ට ට ට ට					データ 分配	0000 0000	ဝဝဝဝ မွေစေစ	ġ Ö 9 -0	
	41	1	2	3	4	ı	サイ	,	•		
D	クル ラッチ	1 2	-	<u> </u>			クル	1	.2	3	4
	797	3 4	9 O	9 O	_ 		ラッチ	1	2	3	4
	データ 分配) 					データ 分配			ခုစ္စစ္ေ ၁၀၀၀	

[図13]

図13

		セス			ードアク	U.A.
サイ クル	1	2		サイクル	1	2
ラッチ	1 2 3 4	_		ラッチ	1.2	3.4
データ 分配	<u> </u>			データ 分配	0000 	
サイ クル	1	2		サイクル	1	2
ラッチ	1 2 3 4			ラッチ	1.2	3-4
データ 分配	රදාර මේම්මහ	୦୦୦୦ 		データ 分配	ဝ၄၄ဝ ခွေစွဲစွဲစွ	
#1				#7		
クル	1	2		クル	1	2
ッチ	3 4			ラッチ	1.2	3.4
データ 分配		00 00 9000 9000		データ 分配		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
#7				#7		
クル	1 2	2		クル	1	2
ッチ	3 4			ラッチ	1.2	3-4
データ 分配				データ 分配		
	クルチック サクッチ タア・カータ サクッチ ター・アクラッチ ター・アクラッチ ター・アクラッチ ター・アクラッチ ター・アクラッチ ター・アーター・アーター・アーター・アーター・アーター・アーター・アー・アー・アー・アー・アー・アー・アー・アー・アー・アー・アー・アー・アー	クル 12 34 7 9 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	クル 1 2 3 4 - 3 4	クル 1 2 3 4 - 3 4	クル 1 2 フルラッチ 3 4 ー ラッチ 3 4 ー ラッチ 1 2 フル フッチ 1 2 フル フッチ 1 2 フル フッチ 3 4 ー ファーター 3 4 ー ファーター 3 4 ー ファーター 3 4 ー ファーター 3 4 ー ー ファーター 3 4 ー ファーター 3 4 ー ファーター 3 4 ー ー ー ー ー ファーター 3 4 ー ー ー ー ー ー ー ー ー ー ー ー ー ー ー ー ー	クル 1 2 フッチ 1·2 データ 3・0 分配 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

【图15】

図15

システム データ バス値	メモリデータ ピット ハード側点	4 bit	8 bit	16 bit	32 bit
	データ分配回路	4 bit× 2	8 bit× 1	8 bit× 2	8 bit× 4
8 bit	ラッチ数	2	1	2	4
	メモリ群数	2	1	1	1
	データ分配回路	4 bit× 4	8 bit× 2	16bit× 1	16bit× 2
16 bit	ラッチ数	4	2	1	2
	メモリ群数	4	2	1	1
	データ分配回路	4 bit× 8	8 bit× 4	16bit× 2	32bit × 1
32 bit	ラッチ数	8	4	2	1
	メモリ群鉄	8	4	2	1
	データ分配回路	4 bit×16	8 bit×8	16bit× 4	32bit × 2
64 bit	ラッチ数	16	8	4	2
	メモリ群数	16	8	4	2
128	データ分配回路	4 bit×32	8 bit×16	16bit×8	32bit× 4
bit	ラッチ数	32	16	8	4
	メモリ群数	32	16	8	4

フロントページの続き

(72)発明者 北原 週

神奈川県横浜市戸塚区吉田町292番地 株 式会社日立製作所マイクロエレクトロニク ス機器開発研究所内 (72)路阳多 森田 憲徳


神奈川県横浜市戸塚区吉田町292番地 株式会社日立製作所マイクロエレクトロニクス機器開発研究所内


(72)発明者 古沢 和則

東京都小平市上水本町五丁目20番1号 株 式会社日立製作所半導体設計開発センタ内

Fig. 4

R/W信号












Fig. 2












Fig. 11




Fig. 12

		Wr	ite acce	ss		Rea	d acces	ss		
Α	Cycle	1	2	3	4	Cycle	1	2	3	4
	Latch	1 2 3 4	-	1	-	Latch	1	2	3	4
	Data distri- bution	BOOC	් ර්ථර මෙමම			Data distri- bution				
		<u> </u>	<u> </u>	<u>~</u>	<u> </u>		9 U	89 C	8 U	Ra CI
В	Cycle	1	2	3	4	Cycle	1	2	3	4
	Latch	1 2 3 4	1	1	-	Latch	1	2	3	4
	Data distri- bution		් ටටට මමමග	ි ල්ලි මමමය		Data distri- bution				
										8 9
	Cycle	1	2	3	4	Cycle	1	2	3	4
С	Latch	3 4		_		Latch	. 1	2	3	4
	Data distri- bution	0000 9000	<u>ර</u> ඉම්මම	මෙකුම ර ් රර		Data distri- bution			0000 9000	
								<u> </u>		
D ·	Cycle	1	2	3	4	Cycle	1	2	3	4
	Latch	1 2 3 4	_	-		Latch	1	2	3	4
	Data distri- bution	9888 0000		3 5 5 5		Data distri- bution				000
							<u> </u>	A C		A-1

Fig. 13

	w.	ite acce	ee				
		ne acce	.33			ad acce	ess
	Cycle	1	2		Cycle	1	2
A	Latch	12	-		Latch	1.2	3.4
	Data distri-				Data distri-	@@ ••	
	bution		8/8		bution		
	Cycle	1	- 2		Cycle	1	2
0	Latch	1 2 3 4	-		Latch	1.2	3.4
В	Data distri-				Data		
	bution				distri- bution		
	Cycle	1	2		Cycle	1	2
С	Latch	1 2 3 4	_		Latch	1.2	3.4
L	Data	@ O	<u> </u>		Data	8.8	<u> </u>
	distri- bution		ĕ -ŏ Ø -ŏ		distri- bution		ĕ÷Ö ĕ÷Ö
							
D	Cycle	1	2		Cycle	1	2
	Latch	1 2 3 4			Latch	1-2	3.4
	Data distri-	9-8		- 3	Data distri-		
	bution				bution	ğ \ ğ	a kă
							الكسيد

Fig. 15

	Memory				
System data bus width	Hardware bit configuration	4 bit	8 bit	16 bit	32 bit
	Data distribution circuit	4 bit× 2	8 bit× 1	8 bit× 2	8 bit × 4
8 bit	Number of latches	2	1	2	4
	Number of memory groups	2	1	1	. 1
16 bit	Data distribution circuit	4 bit× 4	8 bit× 2	16bit× 1	16bit× 2
	Number of latebes	4	2	1	2
	Number of memory groups	4	2	1	1
00	Data distribution circuit	4 bit× 8	8 bit× 4	16bit× 2	32bit × 1
32 bit	Number of latches	В	4	2	1
	Number of memory groups	8	4	2	1
	Data distribution circuit	4 bil×16	8 bit×8	16bit× 4	32bit× 2
64 bit	Number of latches	16	8	4	2
	Number of memory groups	16	В	4	2
4	Data distribution circuit	4 bit×32	8 bit×16	16bit×8	32bit× 4
128 bit	Number of latches	32	16	8	. 4
	Number of memory groups	32	16	8	4

(19) Japan Pate	nt Office (JP)	(12) Public Pate	nt Announcement (A)	(11) Patent Application Publication Pat App Hei 6-266596 (43) Publication: September 22, 1994		
(51) Int. Cl. 5 ID Code Internal C G 06 F 12/00 520 P 8944-5B 550 9366-5B			FI	Technology indication section		
E	xamination reque	st: Not requested	Number of patent Clai	ms: 11 OL (Altogether 21 pages)		
	on No.: Pat App on Date: March 1			292, Yoshida-cho, Totsuka-ku, Yokohama City, Kanagawa Pref.		
.= .	000005108 Hitachi, Ltd. 6, Surugadai 4-c Chiyoda-ku, To	chome, Kanda,	(72) Inventor:	Kenichi Kaki c/o Microelectronics Equipment Development Laboratory Hitachi, Ltd. 292, Yoshida-cho, Totsuka-ku,		
(72) Inventor:	Kunihiro Kataya c/o Microelectro Development La Hitachi, Ltd.	nics Equipment	(74) Agent:	Yokohama City, Kanagawa Pref. Kazuko Tomita, Patent attorney (Continued to the last page)		

(54) [Title of the Invention] Flash memory file storage device and information processor.

(57) [Abstract] (Modifications exist.)

[Construction]

In a file storage device using flash memory elements whose minimum deleting unit is larger than X bits and access width is x bits (x = X/p: p is an integer equal to or greater than 2) through an X-bit data bus, it is equipped with a flash memory device 5 consisting of p sets of flash memory element groups accessible simultaneously, a dividing means $51\sim54$ which divide data on the data bus into at least p parts, a data distributing means 61 which has at least a first function to make p pieces of x-bit data correspond to one set of the flash memory element groups and a second function to make each of the p pieces of x-bit data correspond to another set of the flash memory element groups, and a control means 56 which controls the data distribution means 61 so that the first and second functions are switched according to the number of storage capacity units for file management of the access target file.

[Efficacy]

It becomes possible to read multiple bytes simultaneously in parallel while effectively utilizing the memory area.

[Scope of Patent Claims]

[Claim 1]

In a flash memory file storage device which is a file storage device storing data through an X-bit data bus and which uses flash memory elements whose minimum deleting unit is larger than X bits and the access width is x bits (x = X/p: p is an integer equal to or greater than 2), a flash memory file storage device characterized by being equipped with a flash memory device consisting of p sets of flash memory element groups accessible simultaneously, a dividing means which divide data on the X-bit data bus into at least p parts, a data distributing means which has at least a first function to make p pieces of x-bit data obtained by the division correspond to one set of the flash memory element groups and a second function to make each of the p pieces of x-bit data correspond to another set of the flash memory element groups, and a control means which controls the data distribution means so that the first and second functions are switched according to the number of storage capacity units for file management of the access target file.

 $(3)_{\pm}$

[Claim 2]

The flash memory file storage device described in Claim 1 characterized by the fact that the control means controls the data distribution means so that data of different files do not coexist in the memory area of the minimum deleting unit of the flash memory element.

[Claim 3]

The flash memory file storage device described in the Claim 1 or 2 characterized by the fact that the control means controls the data distribution means so that the second function is selected for data of continuous p pieces of storage capacity units in the file, and that the first function is selected for data of one storage capacity unit

[Claim 4]

The flash memory file storage device described in the Claim 1 or 2 characterized by the fact that the storage capacity unit and the minimum deleting unit of the flash memory element are equal to each other.

[Claim 5]

In an information processing device having as its components a central computing/processing means which processes programs and data, a clock oscillation means which drives the central computing/processing means, a file storage means having flash memory as its storage medium, a file storage control means which controls access of the flash memory of the file storage means, an information processing device loaded with a flash memory file storage device characterized by the fact that the same signal or synchronized signal with clock signal generated by the clock oscillation means is input to the file storage control means, and that the central computing/processing means and the file storage control means perform synchronized actions to send/receive file data.

[Claim 6]

The information processing device described in the Claim 5 characterized by the fact that when the one-time data access width is different between the central computing/processing means and the file storage means, the file storage control means is equipped with a means to output a status indication signal indicating whether file data are being processed or the processing is complete, the central computing/processing means has a function wherein it receives the status indication signal, if it indicates that it is in process, it halts the process until the processing is complete, the file storage control means has a data bit width control means which adjust the number of data bits dealt with by the file storage means to the processing data bit width of the central computing/processing device, the data bit width control means shows to the central computing/processing means that processing is taking place using the status indication signal, and allows it to stand by during the period necessary for adjusting the data bit widths, and performs data exchange by adjusting the processing data width of both.

[Claim 7]

The information processing device described in the Claim 6 characterized by the fact that the file storage means is composed of the number of flash memory groups necessary for generating data of the same number of bits with the data access width of the central computing/processing means, wherein sequential order is regulated for the memory groups, storing files over multiple storage capacity units following this regulated order of memory groups, and when the number of storage capacity units increases by updating a once-stored file, the increase is secured from the memory group regulated in order as the next of memory group where the last data of the file were stored in the previous storing.

[Claim 8]

In an information processing device equipped with a central processing device and a file storage device, characterized by the fact that multiple flash memory elements are used as the storage media of the file storage device, where the minimum deleting unit of data of the flash memory is made to be equal to the storage capacity unit for file management, and if the number of storage capacity units when the central processing device requests file access is plural, the multiple flash memory elements are accessed simultaneously, and if the number of storage capacity units is one, one piece of the multiple flash memory elements is accessed.

[Claim 9]

In a file storage device having flash memory as its storage medium, a flash memory file storage device characterized by the fact that if the storage capacity of a file to record extends over multiple storage capacity units, it is equipped with a chaining information storage means which records information in the physical location where the next storage capacity unit is stored for each storage capacity unit.

[Claim 10]

In a memory element where multiple memory chips are embedded in a package, a memory element where the memory package is equipped with the corresponding number of input/output data terminals to the total number of data inputs/outputs of all the memory chips, equipped with a data control means which controls switching/connecting input/output data of each memory chip and data input/output terminals and a control signal terminal for instructions from a memory user to the data control means, making it possible to switch/connect data of the multiple memory chips upon instructions of the control signal terminal to connect input/output data of an arbitrary memory chip to an arbitrary terminal of the input/output data terminals.

[Claim 11]

In a memory element where multiple memory chips are embedded in a package, a memory element where the memory package is equipped with the corresponding number of input/output data terminals to the total number of data inputs/outputs of all the memory chips, equipped with a data control means which controls switching/connecting input/output data of each memory chip and data input/output terminals and a control command setting means for instructions from a memory user to the data control means, making it possible to switch/connect data of the multiple memory chips upon instructions of the control command setting means to connect input/output data of an arbitrary memory chip to an arbitrary terminal of the input/output data terminals.

[Detailed Explanation of the Invention]

[1000]

[Field of Industrial Application]

The present invention relates to information equipment loaded with a file storage device having flash memory as its storage medium, and especially relates to a file access method of file storage devices suitable for information equipment where high speed file access is demanded.

[0002]

[Prior Art Technology]

In today's general information equipment starting with personal computers, auxiliary storage devices are almost indispensable peripheral equipment. Moreover, in general, auxiliary storage devices are contained in most equipment, and arranged so that the users can always deal with files of large capacities.

[0003]

Recently, there are increasing cases where personal computers of notebook size and palm-top type are used, and portability is coming to be regarded important. Therefore, in place of magnetic disk storage devices which are weak in terms of vibration and have a large power consumption, file storage devices having semiconductors as their storage media are drawing attention. For example, disclosed in Pat Open Hei 2-292798 Public Report is a technology of a semiconductor file storage device using a flash memory as its storage medium.

[0004]

Flash memory is nonvolatile memory which can be electrically rewritten, and because capacity increase and cost reduction are possible, it is one of the most effective memories as storage media of semiconductor file storage devices. The technology in the Pat Open Hei Public Report uses this memory to solve the problems in constructing a file storage device and devices for improving the ease of use. For example, it proposes a method of overcoming the shortcoming of flash memory in which the elements become degraded by frequent rewriting, a method of increasing the speed in a phase called, deleting necessary for rewriting a flash memory, etc. Also, as an interface with information equipment which becomes a host, it proposes it to be the same as that for magnetic disk devices, directed towards the construction of systems that can replace magnetic disk devices.

[0005]

[Problems overcome by the Invention]

The semiconductor file storage device of prior art technology uses the pre-existing interface bus of the host information equipment and places importance on compatibility with magnetic disk devices. Although this makes the semiconductor file storage device to be easily accepted by the users, in return for placing importance on compatibility with magnetic disk devices, no consideration is made on superiority of semiconductor storage elements to magnetic disk devices.

[0006]

Namely, although semiconductor storage elements enable very high speed data access because they are static recording media unlike magnetic disk devices which pick up data from rotating disks and perform writing, there is the problem that the superiority of this high speed access cannot be utilized with the same interface as with magnetic storage devices.

[0007]

It is an objective of the present invention to construct an interface which achieves high-speed access performance to the maximum by making semiconductor storage elements to be its storage media and to provide new auxiliary storage devices which improve the access performance, which is a shortcoming of magnetic disk devices.

[8000]

[Problem Resolution Means]

The flash memory file storage device by this invention is characterized by the fact that in a flash memory file storage device which is a file storage device storing data through an X-bit data bus and uses flash memory elements

whose minimum deleting unit is larger than the X bits and access width is x bits (x = X/p: p is an integer equal to or greater than 2), it is equipped with a flash memory device consisting of p sets of flash memory element groups accessible simultaneously, dividing means which divide data on the X-bit data bus into at least p parts, a data distributing means which has at least a first function to make p pieces of x-bit data obtained by the division correspond to one set of the flash memory element groups and a second function to make each of the p pieces of x-bit data correspond to another set of the flash memory element groups, and a control means which controls the data distribution means so that the first and second functions are switched according to the number of storage capacity units for file management of the access target file.

[0009]

[Operation]

In magnetic disk devices used in the current person computers, data access is slower than the memory access of the personal computer and does not have to operate in synchronization with the CPU in the personal computer. Therefore, the give and take of data of magnetic disk devices are performed on an asynchronous bus. When a semiconductor is made to be a storage medium, because it can follow operations of the CPU, it becomes significant to make it a synchronous operation.

[0010]

However, as a problem in such a case, there is the issue that the CPU processing bus width and the data access bus width of one chip of flash memory are different. Although this bus width difference can be solved by using memory chips in parallel in cases of DRAMs etc., flash memory has a fixed deleting unit where the minimum deleting unit is 512 bytes, for example. In this case, if multiple chips are utilized in parallel, the capacity of a deletion unit that is deleted at once becomes (512 x the number of parallel chips) bytes. Thus, the deleting target capacity is so large that data other than the deleting target are also deleted.

[0011]

On the other hand, because personal computer file management currently regards this 512 byte unit as one sector, changing this storage capacity unit for file management (also called the file management unit, below) should be avoided. Therefore, in accessing one sector which is the file management unit, if attempting to utilize four flash memory chips in parallel, the minimum deleting unit becomes larger as a result, and rewriting the sector will require deleting four times the capacity of one sector as described earlier. In order to avoid such a situation, if the CPU has a 32-bit bus and the flash memory has an 8-bit bus for example, one chip needs to be accessed four times sequentially to deal with the 32-bit bus of the CPU.

[0012]

However, when continuously accessing four sectors or more, there is no problem even if four chips are accessed simultaneously in parallel for each four-sector data and 32 bits from the CPU data bus are accessed simultaneously with a one-time access. Namely, if 512 bytes in the first sector are written by 32 bits at a time over 16 times, 128 (16×8) bytes are dispersed to each step. Next, 512 bytes in the second sector are written by 32 bits at a time over 16 times. In the same way, 512 bytes in the third sector, and further 512 bytes in the fourth sector are written. At this point of time, all the capacity of the minimum deleting units of four chips is filled with data. Therefore, there is no problem in deleting this four-sector capacity at once when rewriting this file.

[0013]

Thus, simultaneous four-step parallel access is repeated for each four sectors of a file. If there are data left which do not fill the last four sectors, other measures will become necessary.

[0014]

If there are three sectors left, because 32 bits of the CPU cannot be divided by 3, they are separated into two sectors and one sector for handling.

[0015]

If there are two sectors left, or the file is two sectors in size in the first place, 32-bit data from the CPU are divided in two, and two chips are simultaneously accessed by 16 bits each at a time. The 512 bytes in the first sector are written onto two chips by 16 bits at a time over 32 times, where 256 (32×8) bytes are dispersed onto each chip. In the same way, the 512 bytes in the second sector are written onto two chips by 16 bits at a time over 32 times.

[0016]

If there is one sector left, or the file is one sector in size in the first place, 32-bit data from the CPU are divided into four, and one chip is accessed by 8 bits at a time. The 512 bytes in the one sector are stored in one sector of the chip over 64 times.

[0017]

As with the above, changing the method of storing data according to the number of continuously accessed sectors contributes to an access speed increase and solves the deletion problem accompanying flash memory. Namely, in either storing method, because it is guaranteed that only data of the same file are stored inside the minimum deletion area of a chip, the problem accompanying the deletion of flash memory is solved.

[0018]

Here, although the flash memory is operated synchronously in this invention, delays occur according to the access scheme. For this problem, a wait status can be arbitrarily requested to the CPU by using a CPU having a ready signal input. CPUs having a ready signal input are popular today. For example, it is installed in all CPUs having 16 bit processing or higher by Intel Corp., which are the most popular as CPUs mounted in general-use personal computers. Because the CPU halts its processing cycle by negating this ready signal, if reading/writing of access data has not been completed, this signal can be just negated, and when the access is complete, the CPU resumes execution of the processing by asserting it. Because this is a control which becomes possible only when the file storage device is in a synchronous operation with the CPU, inputting synchronized clocks to the both at this time to make them operate synchronously is indispensable. By these controls, even when the data width per single processing is different between the CPU and the flash memory, it can be easily dealt with by letting the CPU wait until the data widths are adjusted.

[0019]

It is usually impossible in file management to separate anything dealt with in a continuous sector once. Namely, a file system can only access in file units. Therefore, when accessing multiple sectors continuously, if multiple chips are accessed simultaneously at the time of writing, using the multiple sectors in parallel, the file data as they were written can be obtained at the time of reading through the same parallel access.

[0020]

As in the above, according this invention, in an information processing device mounted with file storage devices having flash memories as its storage media, synchronous control with the system is performed so that the maximum performance can be drawn in it access performance which is highly superior to magnetic disk devices. In such a case, the CPU is put in a wait status upon necessity by a ready signal input to the system CPU to adjust the timing. Even when the system data bus width and the number of access data bits of one chip are different, it becomes possible to access at as high a speed as possible.

[0021]

The effect is especially great in reading/writing of large capacity files whose access speed is easily recognized by the user, namely in continuous sector accesses. Also, whereas the system data bus width and the number of the access data bits of one chip are different according to the purpose, performance, and age, highly-flexible configuration is made possible to deal with various things. Also, it can be applied to methods to access memory with interleaves to increase the speed.

[0022]

According to the configuration equipped with a chaining information, the access procedure from the system is simplified to support a high-speed access. Then, the file management itself can be simplified, and simplification of control circuit, control program, etc. can be achieved.

[0023]

Also, by being equipped with a data distribution function inside a memory element, reduction of peripheral circuits and data processing speed increase can be achieved.

[0024]

[Embodiments]

Embodiments of the present invention are explained hereafter, with reference to the drawings.

[0025]

First of all, shown in Fig. 1 is a standard personal computer configuration where the flash memory file device of this invention is installed. In the figure, 1 is a CPU which in charge of processing data and programs, and its data bus width is assumed to be 32 bits. No. 2 is a clock generator which generates a synchronous clock for the whole system. No. 3 is a system internal bus containing a data bus, an address bus, memory commands, I/O commands, etc. No. 4 is a file control circuit which performs file management and memory control of the flash memory file device of this invention. No. 5 is a flash memory array which becomes a storage medium of the flash memory file device, where the number of access data bits per chip is 8. no. 6 is a main memory control circuit which manages/controls the system main memory, and 7 is DRAM which is the main memory. No. 8 is a peripheral I/O bus control circuit, where a display control circuit 9 and a display 10 are connected as one of peripheral I/O devices. Listed as other peripheral I/O devices are a communication device 11, an external large capacity storage device 12, etc.

[0026]

Usually, the peripheral I/O bus control circuit contains another clock generation circuit, and these peripheral I/O devices operate based on that clock cycle. However, there can be one which is directly connected to the internal system bus 3 for speed enhancement and operates in synchronization with the CPU 1. No. 13 is a clock signal supplied to each circuit containing the CPU 1 for synchronizing circuits connected to the internal system bus 3. Note that it does not need to be entirely the same with the clock supplied to the CPU 1 but can be a divided one depending on the circuit as far as it is synchronized.

[0027]

No. 14 is a ready control signal input to the CPU 1, where the status indication signals output from individual circuits are general-controlled in a ready control circuit 15 and input to the CPU 1. No. 16 is a control circuit of input devices for the user of this system to instruct the desired processing, and 17 is an input device. In the figure, the input device is assumed to be a keyboard, and its control circuit 16 is assumed to be a keyboard controller (KBDC).

[0028]

Next, actions of the system in Fig. 1 are explained. During normal operation, the CPU 1 computes/processes programs and data stored in the main memory 7 to execute the process that the user instructed through the input device 17, and displays the result on the display 10. Also, if necessary, it starts up the communication device 11 and stores a large capacity of data to the large capacity external storage device 12. Then, in retrieving or storing files, it operates the flash memory file device consisting of the file control circuit 4 and the flash memory 5. When booting up the system also, the system program is loaded from here. During these operations, synchronous operations are performed by the clock 13 generated by the clock generator 2, and if there occurs a need for a certain circuit to request a stand-by to the CPU 1, that circuit request a CPU stand-by to the ready control circuit 15, and it is conveyed to the CPU 1 by negating the ready signal 14. The CPU 1 will continue to stand by until the ready signal 14 is asserted again. At this time, the file control circuit 4 can perform a control of increasing/decreasing the CPU stand-by time by the number of files requested to the CPU 1. This mechanism is explained with reference to Fig. 2.

[0029]

Figure 2 is a drawing to explain the internal configuration of the flash memory file device. In the figure, 3, 4, 5, and 13 are the same as those in Fig. 1, and the following are internal components of the file control circuit 4. No. 21 is a register group which performs interfacing with the system bus 3, no. 22 is a status register for reporting the status of the file control circuit 4 to the CPU 1, 23 is a register for setting the starting sector number to access, 24 is a register for setting the ending sector number to access, 25 is a command register which instructs the processing requested by the CPU 1 as a command code, and 26 is a data register which becomes a window of data give and take with the system bus. 27 is a controller which takes a general control of internal controls of the file control circuit 4, which is ideally a programmable, intelligent LSI such as a one-chip microcomputer. No. 28 is a control circuit which performs control of the flash memory 5 which is a storage medium, 29 is a data control circuit which performs control of data to read from or write to the flash memory. No. 30 is a DMA control circuit for performing memory access at high speed, and the system clock signal 13 is input to this circuit. No. 31 is a status indication signal output to the ready control circuit 15, no. 32 is a local bus inside this flash memory file device, and 33 is a control signal and address for accessing the flash memory.

[0030]

Next, actions of the flash memory file device in Fig. 2 are explained. When a necessity to access with the flash memory file device arises, the CPU 1 performs the access via the system bus 3. In order to do so, first the content of the status register 22 is read out to check whether it is in an accessible status or not. Then, the sector to access next is set to the starting sector register 23 and ending sector register 24. Then, it writes the command code (read or write) of the requested access to the command register 25. Then, the status register 22 is read again, and if the access is possible, data are written to or read from the data register 26.

[0031]

At this time, the controller 27 manages these interface registers 21 to respond to requests from the CPU 1. Namely, it reads the starting sector register 23, ending sector register 24, and command register 25, grasps the access content of the flash memory 5, write a code indicating the current status to the status register 22, and reports to the CPU 1.

[0032]

Because it is expected that the controller 27 is too slow in its operation speed to perform directly flash memory access for responding to the access requests from the CPU 1, the configuration is made so that the DMA control circuit 30 performs flash memory access at high speed and performs give and take of data with the system bus 3. The controller 27 will perform setting the access content, starting up the DMA, etc. to the DMA control circuit 30 and the memory control circuit 28 for that purpose.

[0033]

The DMA control circuit 30 performs address generation and timing generation for performing the DMA, and the memory control circuit 28 generates access signals follow that timing. The flash memory 5 performs give and take

of data with the data control circuit by these input signals. The data control circuit 29 performs data generation according to the number of sectors to access.

[0034]

For example, in the case of write access of one sector, data sent by one-time access from the system bus 3 are adjusted to the number of writing bits of one chip of flash memory. In this embodiment, because the data bus width of the system bus 3 is set to 32 bits, 32 bits of data are obtained through a transfer by one access. Then, because the data width of one chip of flash memory is set to 8 bits, the sent data are divided into four to write to the flash memory 5. Therefore, the processing of dividing 32-bit data into four 8-bit data is performed by the data control circuit 29 using a latch circuit. Also, in the case of read access of one sector on the contrary, the flash memory 5 is read accessed four times to prepare 32-bit data for one bus transfer. The wait time of the system bus occurring at this time is generated by a stand-by request to the CPU 1 by a status indication signal 31 generated by the data control circuit 29.

[0035]

On the other hand, in the case of access to multiple sectors, the data control circuit 29 adjusts the data to latch for increasing the access speed and execute it normally. For example, if it is a continuous read access of four sectors, because 32-bit data are completed by simultaneously reading four chips of 8-bit access flash memory 5, the wait time of the system bus 3 can be greatly reduced. Note that four-chip simultaneous write access needs to be performed at the time of writing to the flash memory 5. Otherwise, the order of data will come to differ and the file data will become abnormal. Note that because it is common to perform management with file units in systems dealing with file storage devices, it is usual to read-access the same number of sectors with the number of sectors when they were written, and if the access schemes according to the number of sectors are made entirely the same between writing and reading, there will be no need to record the information. Namely, if it is an access scheme of continuous writing of five sectors, the first four sectors are simultaneously written to four chips in parallel, and the remaining one sector is divided in four to one chip, adopted in both reading and writing for example, and normal file data can always be accessed. Here, to make sure, information on the data storing scheme may be recorded in data in sector units stored in the flash memory 5. As its record location, if there exists a redundant area other than the data storing area of the flash memory, storing there is appropriate, and if there is no redundant area, a separate storing area is installed for recording.

[0036]

A continuous access of six sectors is dealt with a parallel access of four sectors and a parallel access of two sectors.

[0037]

Next, these access signals and data control method are explained in even more detail with reference to Fig. 3.

[0038]

Shown in Fig. 3 is a configuration where the bit width of the system bus is set to 32 bits, and that of the flash memory to 8 bits. In the figure, numbers that already appeared before are identical to those explained so far. Newly, 41 is a counter for generating addresses of the DMA control circuit 30, where the system clock 13 and I/O access (command) signals or memory access (command) signals of the system bus 3 are input and counting up is performed in synchronization with this. No. 42 is a start-up register for DMA control where the local bus 32 of the controller 27 is connected, and a desired DMA transfer can be started by writing a code to this register. No. 43 is a sector register which is connected to the local bus 32, too, and DMA transfer of an arbitrary sector number can be performed by writing the sector number to access. In the actual operation, written value of this sector number is input to the memory control circuit 28 which is used for generating the upper-order address of the flash memory and chip select signal. No. 44 is a timing circuit which generates a timing signal for synchronizing in each control circuit at DMA transfer. No. 45 is a memory address generated by the memory control circuit 28 based on values of the counter 41 and sector register 43. No. 46 is a memory control signal generated by generation of the memory address 45. 51, 52, 53, and 54 are data latches of one byte (8 bits) each, constituting data latches of four bytes (32

bits) for data width conversion between 32-bit data and 8-bit data. When data of the system bus 3 are denoted as D0~D31, the latch 51 latches D0~D7, the latch 52 D8~D15, the latch 53 D16~D23, and the latch 54 D24~D31, respectively. 55 is a latch signal generation circuit for these data latches. 56 is a data control setting register which is connected with the local bus 32 and sets data width and data order. In this embodiment, generation of a latch signal and its timing are instructed to the latch signal generation circuit 55 by setting one of "1", "2", and "4" to this data control setting register 56 as the number of continuous access sectors at read access. Then, latch signals input to data latches 51, 52, 53, and 54 are 57, 58, 59, and 60, respectively. For example, if "1" is set, latch signals 57, 58, 59, and 60 are output sequentially one by one, and data from one chip of flash memory are accessed four times to generate 32-bit data which are output to the system bus 3. Also, if "2" is set, latch signals 57 and 58 are output simultaneously and afterwards latch signals 59 and 60 are output simultaneously, which are performed alternately, and data from two chips of flash memory are accessed twice each to generate 32-bit data which are output to the system bus 3. Also, if "4" is set, latch signals 57, 58, 59, and 60 are output simultaneously, and data from four chips of flash memory are accessed only once to generate 32-bit data which are output to the system bus 3.

[0039]

On the other hand, during a write access, latch signals are always sent to data latches 51, 52, 53, and 54 simultaneously to latch 32-bit data from the system at once. No. 61 is a data distribution circuit which distributes data stored in data latches 51, 52, 53, and 54 or data from the memory 5. No. 62 is a 32-bit data bus connecting the flash memory 5 and the data distribution circuit 61. No. 63 is a read/write signal for determining the data direction of the data distribution circuit 61, which should better receive supply from the command register 25 of the interface register 21. The data distribution circuit 61 is made as a bidirectional buffer, where one side is connected to data latches 51, 52, 53, and 54, and the other side to the flash memory 5. On the flash memory 5 side, the input is in 32 bits, and all the chips of the flash memory 5 are divided into four groups, which are divided into separate bit groups (Bits 0~7), (Bits 8~15), (Bits 16~23), and (Bits 24~31), and input as 32 bits in total. Then, the direction is determined by whether it is read or write, and partitioning of each data are determined by the setting content of the data control setting register 56.

[0040]

Specific explanations are given on this distribution of data using Fig. 12, Fig. 13, and Fig. 14. These figures show data distribution examples of the data distribution circuit 61 for different values set to the data control setting register 56. Figure 12 shows data distribution when the number of continuous access sectors is 1, Fig. 13 when the number of continuous access sectors is 2, and Fig. 14 when the number of continuous access sectors is 4, respectively, and there are four kinds of data distributions in each case depending on which of the four memory groups to access. Also, read and write are distinguished. When the number of continuous access sectors is 1, four system cycles make one access, when the number of continuous access sectors is 2, two system cycles make one access, and when the number of continuous access sectors is 4, one system cycle makes one access.

[0041]

When the number of continuous access sectors is 1, classification into four kinds is made depending on where in the divided memory to access, and when the number of continuous access sectors is 2 or 4, classification into four kinds again is made depending on which memory group is set as the starting point. Namely, the starting point can be adequately determined depending on how the memory is used, and by doing so the bias of used memory groups can be prevented. For example, although the data distribution method can be simplified if the memory group 1 is always set as the starting point, it is expected that the ratio of usage of the memory group 1 becomes high and there occur biases in both the amount of use and the frequency of use. If a bias occurs, one memory group eventually becomes unavailable, making is impossible to perform high-speed write access when the number of continuous sectors is 4. Therefore, it is made possible to set the starting point in any memory group.

[0042]

Note that although in reading when the number of continuous sectors is 1 or 2, data connection lines in the distribution circuit are made separate for each cycle in the figure, because the latch signal is not output to other than the target latch, the connection line may be shared instead of separating for each cycle. Namely, in reading of A

where the number of continuous sectors is 1 (Fig. 12), whereas the distribution is performed in a sequential cycle with latch 1 – memory group 1, latch 2 – memory group 1, latch 3 – memory group 1, and latch 4 – memory group 1, connection lines to all the latches may be connected to 1 of the memory group in all cycles. This is because even if data lines are connected, there is no influence if no latch signal is output.

[0043]

More specifically, referring to Fig. 12 in the write access of one sector for example, one byte connected one of the access target flash memory groups among the 32-bit data bus 62 is written to the flash memory with the data latch 51 at the first time, the data latch 52 at the second time, the data latch 53 at the third time, and the data latch 54 at the fourth time, which is repeated from 51 sequentially. In the read access, one cycle of data are distributed to each latch by the latch signal.

[0044]

In the write access of two sectors, namely, if it is a write with a data width of 2 bytes, from Fig. 13, as 2-byte data connected to the corresponding two memory groups among the 32-bit data bus 62, data are received from the data latches 51 and 52 at the first access, 53 and 54 at the second access, and distributed alternately afterwards. On the other hand, in the read access the order becomes reversed, and data are distributed from the corresponding two memory groups to the data latches 51 and 52 in the first access, 53 and 54 in the second access, and this is repeated.

[0045]

In the write access of four sectors, namely, if it is a write with a data width of 4 bytes, the buffer direction becomes the one from the data latch to the flash memory 5, the 32-bit data bus 62 is connected to the data latches 51, 52, 53, and 54 sequentially from its top memory group, and 32-bit access is completed by one-cycle access. In reading, the direction becomes the opposite.

[0046]

In order to perform the actions, the controller 27 needs to set appropriate values to the registers explained so far before starting up the DMA control circuit 30.

[0047]

When multiple memory groups are accessed simultaneously in order to increase the speed as described earlier, addresses given to the individual memory groups are investigated below referring to Fig. 5.

[0048]

In Fig. 5, 81~84 indicates memory groups 1~4, respectively. The same figure (1) shows a state where a certain amount of file writing has been performed, and the same figure (2) shows a state where a certain file has been updated and its file size has increased. The data code (m-n) shown in the figure indicates a file number m and a sector number n in each file. For example, (3-2) indicates the second sector of the file number 3. Note that this figure shows area (having a capacity of one sector or more) of which memory group is used how as a whole, and in actuality, at a continuous access of two sectors or more, instead of content of only a single sector being stored in a one-sector capacity area of each memory group, contents of multiple sectors are stored dispersed. This point will be described in detail later in the explanation of file management.

[0049]

In Fig. 5 (1), in the access of file number 1 (all sectors coded as 1-n), in a simultaneous access from 1-1 to 1-4, because these are arranged in the same line, same address can be given to these memory groups. However, in file number 2, if 2-1 to 2-4 are used for a simultaneous access, the memory group 4 needs to be given a different address from other memory groups. This means that the same number of address buses with the number of memories need to be installed. Or, there needs to be some way to give different addresses to the memory groups. In order to avoid

this, an access scheme needs to be taken in accesses of file number 2 that 2-1 is accessed alone, 2-2 and 2-3 are simultaneously accessed, and 2-4 is accessed alone again. However, this will generate a waste in increasing the speed. Then, an example of configuration for giving different addresses is explained using Fig. 9.

[0050]

Figure 9 is an example of configuring an address generation circuit inside the memory control circuit 28 when the number of memory groups is set to 4. In the figure, 201~204 are four memory groups constituting the flash memory 5, where 201 is a first memory group a, 202 is a second memory group b, 203 is a third memory group c, and 204 is a fourth memory group d. 205 is a latch circuit b of the high-order address given to the memory group b, 206 is a latch circuit c giving to the memory group c, and 207 is a latch circuit d giving to the memory group d. 208 is the address bus of the memory control circuit 28 (corresponding to 45 in Fig. 3), and 209 is the low-order address of the address bus 208. The number of its address bits is set to the number of address bits which corresponds to that for accessing the storage capacity of the data deletion minimum unit or the minimum unit for file management of the flash memory chip. For example, if the data deletion minimum unit is 512 bytes, it becomes 9 bits. Only when the data deletion minimum unit of the flash memory chip is smaller than the minimum unit for file management, it is effective to make it the number of address bits which corresponds to the minimum unit for file management. 210 is the high-order address of the address bus 208 excluding the low-order address 209. Note that even higher-order address which is unnecessary in accessing the memory groups is removed. No. 211 is a high-order address stored in the address latch b for accessing the memory group b, 212 is a high-order address stored in the address latch c for accessing the memory group c, and 213 is a high-order address stored in the address latch d for accessing the memory group d. No. 214 is a memory control signal for the memory group a201, 215 is a memory control signal for the memory group b202, 216 is a memory control signal for the memory group c203, and 217 is a memory control signal for the memory group d204.

[0051]

In the configuration of Fig. 9, when accessing the memory group a to the memory group d simultaneously, high-order addresses to access these memory groups are written in advance to the address latches 205~207. Then, when performing the access, because the low-order address 210 is common to all the memory groups, the address bus supplies the address for accessing only the memory group a, and memory groups other than the memory group a are accessed through the high-order addresses from the corresponding address latch circuit. Note that access control is entrusted to the memory control signals 214~217, and if access is only to the memory group a and the memory group b for example, it is arranged so that only the memory control signals 214 and 215 become active. Also, in accessing only the memory group d for example, unless the memory control signal 21 is set active, the memory group a may be give any address without a problem. By this means, it becomes possible to give different addresses to individual memory groups, only if the memory groups are dispersed into 4, data of the same file stored in locations at physically different addresses can be accessed simultaneously, enhancing the contribution of speed increase. In the configuration of Fig. 9, the address latch of the memory group a can be omitted. Of course, if it is effective to install an address latch also for the memory group a, it may be done so.

[0052]

According to the above embodiment, the CPU 1 can perform read/write access of a desired sector at high speed by performing simple specifications to relatively a small number of registers. Also, the file controller is made as a one-chip microcomputer, where fine control can be instructed by software, and data transfer can be performed at high speed by loading a DMA transfer control circuit even if the one-chip microcomputer can only perform slower operations than the system. However, if the operation speed of the one-chip microcomputer is high enough to perform high-speed operations for the system, the DMA control circuit is not necessary, and a configuration where all data transfers are performed by the one-chip microcomputer can also be considered.

[0053]

Also, although an explanation has been given in this embodiment assuming the data buses are 32 bits for the system and 8 bits for the flash memory, also for the CPU 1 of 16-bit operation, CPUs of 64-bit operation, and a flash memory of 16-bit I/O, adjustment to other data widths can be easily performed by changing the number of data

latches, configuration of the data control setting register, and control programs of controllers. The concrete example is shown in Fig. 15. Shown in Fig. 15 are concrete numerical values of hardware configuration in a combination of individual bit widths. The horizontal configuration of the figure is the number of data bits of the flash memory, where 4 bit, 8 bit, 16 bit, and 32 bit are listed as examples. The vertical configuration shows the system data width, where 8 bit for simple information equipment, 16 bit and 32 bit which are the mainstream of the present personal computers, and 4 bit and 128 bit for the future personal computers and high-performance computers are listed as examples. Also, the data distribution circuit listed as a hardware configuration is, if explained using the data distribution circuit 61 of the embodiment, shown in the number of bits of one circle x the number of circles in the figure. Connection of each circle can be shown in the same idea with Fig. 12 ~ Fig. 14. While the number of latches is increase or decrease of the number of latches 51~54 in the embodiment, if the number of memory data bits is larger than the system data width, the latch location will be configured in the data distribution circuit memory side. The number of memory groups indicates the number of divisions of the memory which is divided in four in the embodiment.

[0054]

Note that the number of distribution of the data distribution circuit, the number of latches, and the number of memory groups are lower limit numbers including this embodiment, and if there is some room in the circuit scale, the number of terminals, etc., increasing them will make a more effective system configuration. That is because increasing the number of memory groups gives more room in selecting memory for storing data, which can prevent biases of memory usage and frequency of use. Also, because the number of memories to access in parallel can be increased, speed increase can be further progressed. Especially, when the system data width and the number of memory data bits are equal to each other or the number of memory data bits is larger, although there is no effect of adjusting the data bus widths at all as described in the embodiment, multiple memory chips can be simultaneously accessed and speed increase by the so-called interleave method can be realized. In this case, at the same time with increasing the number of memory groups, the number of memory data distributions in the data distribution circuit and the number of latches need to be increased.

[0055]

Note that although explained in this embodiment is that the flash memory can follow data transfer from the system, to do so it is preferable that a write buffer be installed inside the flash memory. If it is a flash memory which can perform writing at high speed in the future, this kind of write buffer will become unnecessary. If no write buffer is contained in the flash memory, a write buffer can be installed between the flash memory and the data control circuit. Then, at each write access, writing is performed not directly to the flash memory but first to the write buffer, and after data transfer from the system is complete, writing is performed from the write buffer to the flash memory. The configuration diagram of an embodiment of this case is shown in Fig. 4.

[0056]

In Fig. 4, numbers which already appeared before are the same with those explained so far. As new ones, 71 is a data selector which switches connection with the data distribution circuit 61 depending on whether the access is read or write, 72 is a write buffer of 32-bit width which temporarily stores write data, and 73 is a read/write signal for switching the data selector 71, where a part of data of the command register 25 is better to be input. If the access is write, the data distribution circuit 61 is connected with the write buffer, write data are stored in the write buffer, and the controller performs writing to the flash after data transfer from the system. If it is read, the data distribution circuit 61 is connected directly to the flash memory, and the same operation with the read access in Fig. 3 describe above is executed. By making it the configuration, even using a flash memory which does not contain a write buffer and has a slow writing, high-speed accesses become possible, seen from the system.

[0057]

Next, an embodiment of file management is explained with Fig. 5 as an example. Although embodiments of hardware have been explained so far, how to store actually to the flash memory is described below. This operation is basically performed by the system CPU, system program, and the controller of the flash memory files, where the central issue is operation by software. In the explanation using Fig. 5, instead of the content of the software itself,

shown is how unit capacity area (for one sector) of each memory group of the flash memory as the whole is assigned to a sector of a file as a result of the operation. For each sector of a file, unit capacity area is secured in sequential memory groups. For continuous sectors of four or more, one unit capacity area of sequential memory groups 1~4 are assigned to the four sectors (1-1~1-4 in the figure for example). Note that data in each sector are actually stored dispersed in four unit capacity areas. To two sectors (1-5~1-6 in the figure for example), unit capacity areas of two memory groups are assigned. In this case also, data in each sector are stored dispersed in two unit capacity areas. Assigned to the last sector 1-7 of file 1 is a unit capacity area of a single memory group.

[0058]

Here, an even more detailed explanation is given on dispersed storing of two sectors and four sectors using Fig. 10 and Fig. 11. Shown in Fig. 10 is an example of 4-byte simultaneous write, and Fig. 11 is an example of 2-byte simultaneous write. In the same ways as the above, it is assumed that the host system bus is 32 bits, and that the memory access width of one memory group is 8 bits.

[0059]

Shown in Fig. 10 is an example of 4-sector simultaneous write to the memory groups a~d. In the figure, indicated with 211 is data from the system bus, which are sent with 32 bits (4 bytes) as a unit. Indicated with 222~225 are sequential numbers of 8-bit (1-byte) unit data, 222 is the first byte data, 223 is the second byte data, 224 is the third byte data, and 225 is the fourth byte data. Following them, data up to the 2048th byte are continuously sent as those for 4 sectors. Actually, because of the 32-bit bus, from the first byte to the fourth byte are simultaneously received, and the following are the same. Nos. 51~54 are data latches for temporary storage of data shown in Fig. 3.

[0060]

Because of being simultaneously written 4 bytes at a time, after storing 32 bits, namely 4 bytes, simultaneously to the data latches 51~54, each byte is dispersed to the memory groups a~d and is written one byte each. For the next 32-bit data, each byte is written to the following parts of the memory groups a~d. In this way, when 512 bytes corresponding to 1 sector are written, subsequently data for the second sector are written by 4 bytes at a time to the following parts of the memory groups a~d in the same way. Although Fig. 5 is shown for convenience as if each sector is assigned to a specific memory group, as in the above explanation, actually data in each sector are not stored only in a specific memory group but written dispersed to the memory groups a~d. Note that it is true that data of the whole 4 sectors are stored in an area of 4-sector capacity in the memory groups a~d.

[0061]

Shown in Fig. 11 is an example of 2-byte simultaneous write to the memory group a and the memory group b.

[0062]

Because of being a simultaneously written 2 bytes at a time, after storing 32 bits, namely 4 bytes, simultaneously to the data latches 51~54, these are divided in two by 2 bytes each, the first half 2 bytes are first written to the memory group a and the memory group b by 1 byte each, next the latter half 2 bytes are written to the memory group a and the memory group b by 1 byte each. In this way, when 512 bytes corresponding to 1 sector are written, subsequently data for the second sector are written from the first byte to the following parts of the memory groups a and b in the same way. In this case also, the first sector is not stored only to a specific memory group but written dispersed to the memory groups a and b, and in the same way, the second sector is written dispersed to the memory groups a and b following the first sector.

[0063]

Although writing to a single sector is not shown, individual byte data of the data latches 51~54 are simultaneously stored to a certain memory group sequentially in this case. Only in this case, data of one sector are stored to a specific memory group without being dispersed.

[0064]

As can be seen from the above, the important thing is that there is no data mixed from different files in the area of the minimum deletion unit (512 bytes corresponding to one-sector capacity here) of a flash memory element as a result of the above operations. By this guarantee, it becomes possible to achieve high-speed file data storing by writing multiple bytes simultaneously in parallel as effectively utilizing the storage area of memory when rewriting a file without deleting data of other files.

[0065]

As stated above, Fig. 5 (1) shows a state where a certain degree of file writing has been performed, Fig. 5 (2) a state where a certain file has been updated and the file size has increased afterwards. In Fig. 5 (1), storing is performed so that different memories are assigned in the order of file numbers to be stored and the order of sector numbers. In principle, they are packed to leave no space so that there will be no waste in terms of management.

[0066]

As shown in Fig. 5 (1), if file sectors are stored in memory groups by packing sequentially and continuously so that no vacant space occurs, when a file size has increased by updating the file, there occurs cases as shown in Fig. 5 (2) where continuous storing in terms of physical storage location is impossible. Even in such a case, storing is performed so that the order of memory groups becomes continuous. Namely, if the file number 4 is taken as an example, while five sectors from 4-1 to 4-5 are stored in (1), if two sectors are added in (2), because 4-1 is started from the memory group 3, areas in the memory groups 2 and 3 are secured for the increased portion of 4-6 and 4-7. When writing a file whose number of sectors is increased, 4-5 and 4-6 are treated as 2-sector continuous sectors at this time, and 4-7 is treated as a single sector. Namely, added sectors also receives a treatment as continuous sectors together with already-stored sectors. In order to perform smoothly these storing and reading out in file management, it is believed to be more appropriate as a hardware configuration that specification of access sectors from the system should be the starting sector and the number of sectors and grasping the physical storage locations should be performed inside the file system. Namely, whereas specifying access files from the system should be simplified as much as possible for the speed increase, if physical locations are scattered, specifying the physical locations becomes complicated. Therefore, the ending sector 24 shown in Fig. 2 should be removed in this sense. Then, by storing information indicating file chaining in an redundant area of the memory to store information other than data if it exists, or in another storage means if it does not exist, because if the file starting number is specified, all the physical locations of sector numbers following it become clear by chaining, a continuous access becomes possible.

[0067]

Shown in Fig. 6 is an example of chaining information. In the figure, 85 is file data stored in memory, which are data of file number 4 and sector number 5. 85 is the data of file number 4 and sector number 6 that follow them. And 87 is data of file number 4 and sector number 7 that further follow them. Note that although these data are arranged in the order of the sector numbers, they may be mixed in the actual storage state. Namely, data may be stored scrambled by accessing multiple chips simultaneously through a continuous sector access. However, because numbering of data storage by byte is necessary even in such a case, sector numbers are very important. 88 is a physical address indicating the physical location on memory where the file data 85 are stored, where the number "3" on the left side is the memory group number, the number "5" on the right side is the address in that memory group. 89 and 90 are physical addresses of the file data 86 and the file data 87 in the same way. 91 is chaining information indicating the physical address where the next sector of the file data 85 are stored, and because the file data 85 are data of file number 4 and sector number 5, the chaining information 91 indicates the physical address where data of file number 4 and sector number 6 are stored. The number on the left side is the memory group number, and the one on the right side is the address in the memory group. In the same way, chaining information 92 indicates the physical address where data of file number 4 and sector number 7 are stored, and chaining information 93 indicates a case where the next sector does not exist. Namely, it can be told that the file of file number 4 ends with 7 sectors. If this chaining information is attached with file data, the system CPU does not have to grasp the physical location of file storage but can take a scheme of simply accessing the file itself. Then, by the controller of file control performing physical accessing of memory as referring to the chaining information, even with a file whose physical storage locations are not continuous but scattered, a continuous access becomes possible. In that case, a

configuration to input different addresses for simultaneous access of different memory groups is necessary. Note that as stated earlier in Fig. 9, low-order address for the one-sector access can be shared, necessity is only for the high-order address for more than that. According to embodiments using chaining information above, access specification from the system can be simplified to enable the execution with smaller amount of information.

[0068]

Next, an explanation is given on an embodiment of embedding various kinds of functions in a memory element itself.

[0069]

Figure 7 is a configuration diagram of a memory element where multiple memory chips are contained in a package and an additional circuit is installed. In the figure, 101 is a memory package, 102~105 are memory chips having the same function, 106~109 are input/output data terminals of the memory package 101, each of which can perform data input/output of one memory chip. For example, if the memory chip 102 has 8-bit data input/output, 106~109 come to have 8 bits × 4 = 32 bits of data input/output terminals in total. No. 110 is a signal input terminal which specifies the path to connect these memory chips with input/output terminals, 111 is a specification signal, and 112 is a connection path setting circuit. A user of this memory 101 executes an access after setting 109 with the signal input terminal 110 from the data input/output terminal 106. It is considered as an example that this setting is selected from connection paths such as those in Fig. 12, Fig. 13, and Fig. 14 stated earlier. In the memory 101, set data connection is sent as the specification signal 111 to the connection path setting circuit 112, the connection setting circuit 112 connects the memory chips 102~105 with the data input/output terminals 106~109 according to the setting, and realizes connection of data in the memory chip with the desired data bus.

[0070]

Figure 8 is a configuration example of a memory element which performs setting of data connection from a user by a command input. In the figure, 113 is a command control circuit which creates the specification signal 111 from a register of the command set value and its set value. 114 is a data line where the user set the command set value using a part of the data input/output terminal. Others are the same as those with the same numbers in Fig. 7. A user selects a data connection path with Fig. 12, Fig. 13, and Fig. 14 as an example, sets as a command code from a part of data bus 114 to the command control circuit 113, and sends the specification signal 111 which corresponds to the connection path setting circuit 112 from the command code set in the command control circuit 113. Below is the same as the explanation of Fig. 7. According to this embodiment by Fig. 7 and Fig. 8, another embodiment explained so far can be realized as a memory element, and there is an efficacy that reduction of peripheral circuits can be achieved. Note that although in this embodiment multiple chips and control circuits are to be loaded in a memory package, by uniting these into one chip, miniaturization and speed increase can be promoted.

[0071]

[Efficacy of the Invention]

According to the present invention, it becomes possible in a flash memory device to achieve high-speed file data storing by writing multiple bytes simultaneously in parallel as effectively utilizing the storage area of the memory when rewriting a file without deleting the data of other files.

[Brief Explanation of the Drawings]

- [Fig. 1] A block diagram showing a system configuration which realizes this invention.
- [Fig. 2] A block diagram showing the configuration of an embodiment of the flash memory file device.
- [Fig. 3] A block diagram of the main section for explaining actions of the embodiment.
- [Fig. 4] An explanatory drawing showing data control when a slow-writing flash memory chip is used in the embodiment.
- [Fig. 5] An explanatory drawing of an execution example of storing files to the memory in the embodiment.
- [Fig. 6] An explanatory drawing of an execution example of storing chaining information in another embodiment of this invention.
- [Fig. 7] An explanatory drawing of a memory configuration example where the data distribution function by the signal terminal input specification is installed in the memory element.
- [Fig. 8] An explanatory drawing of a memory configuration example where the data distribution function by the command setting input specification is installed in the memory element.
- [Fig. 9] An explanatory drawing of address connection of the memory groups in the embodiment.
- [Fig. 10] An explanatory drawing of actions at 4-byte simultaneous write in the embodiment.
- [Fig. 11] An explanatory drawing of actions at 2-byte simultaneous write in the embodiment. (system bus 32 bit,)
- [Fig. 12] An explanatory drawing of data distribution at memory 1-chip simultaneous access in the embodiment.
- [Fig. 13] An explanatory drawing of data distribution at memory 2-chip simultaneous access in the embodiment.
- [Fig. 14] An explanatory drawing of data distribution at memory 4-chip simultaneous access in the embodiment.
- [Fig. 15] An explanatory drawing of hardware configurations in various configurations of the system bus and the memory data bus.

[Explanations of the Codes]

1: CPU, 2: Clock generation circuit, 3: System bus, 4: File control circuit, 5: Flash memory, 6: Main memory control circuit, 7: Main memory, 8: External I/O control circuit, 9: Display control circuit, 11: Communication circuit, 12: Large capacity external storage device, 13: System clock, 15: Ready control circuit, 16: KBDC, 21: I/F register, 22: Status register, 23: Starting sector register, 24: Ending sector register, 25: Command register, 26: Data register, 27: Controller, 28: Memory control circuit, 29: Data control circuit, 30: DMA control circuit, 31: Status indication signal, 32: Local bus, 41: Counter, 42: Startup register, 43: Sector register, 44: Timing control circuit, 45: Address, 46: Control, 51: Latch circuit, 52: Latch circuit, 53: Latch circuit, 54: Latch circuit, 55: Latch circuit generation circuit, 56: Data control setting register, 61: Data distribution circuit, 63: Read/write signal, 71: Data switching circuit, 72: Write buffer, 73: R/W signal, 85: Data (4-5), 86: Data (4-6), 87: Data (4-7), 91: Chaining information, 101: Memory package, 110: Specification signal input terminal, 112: Connection path setting circuit, 113: Command control circuit, 201: Memory group a, 202: Memory group b, 203: Memory group c, 204: Memory group d, 205: Address latch b, 206: Address latch c, 207: Address latch d, 208: Address bus, 209: Low-order address, 210: High-order address, 214~217: Memory control signals.

(Continuation of the front page)

(72) Inventor: Jun Kitahara

c/o Microelectronics Equipment Development Laboratory

Hitachi, Ltd.

292, Yoshida-cho, Totsuka-ku, Yokohama City, Kanagawa Pref.

(72) Inventor: Yasuhiro Hida

c/o Microelectronics Equipment Development Laboratory

Hitachi, Ltd.

292, Yoshida-cho, Totsuka-ku, Yokohama City, Kanagawa Pref.

(72) Inventor: Kazunori Furusawa

c/o Semiconductor Design Development Center

Hitachi, Ltd.

20-1, Johsui-Honcho 5-chome, Kodaira City, Tokyo

Japanese/English Technical and Patent Translations

ROGER P. LEWIS 3206 LOCK GATE CT. HERNDON, VA. 22071 TEL. (703) 437-1878 FAX. (703) 995-0669

September 16, 2002

TO: Brian Fish c/o Finnegan Henderson

FROM: Roger Lewis

Transmitted herewith is the translation of JP Hei 6-266596, the word count of which is 11,565 words.

The invoice will be sent separately.

Thank you for your consideration, which is appreciated.

SINCERELY,

ROGER P. LEWIS

(19) Japan Patent Office (JP)	(12) Public Pater	nt Announcement (A)	(11) Patent Application Publication Pat App Hei 6-266596
			(43) Publication: September 22, 1994
(51) Int. Cl. 3 ID Code G 06 F 12/00 520 P 550	Internal Cl. No. 8944-5B 9366-5B	FI	Technology indication section
Examination reque	st: Not requested	Number of patent Clai	ms: 11 OL (Altogether 21 pages)
(21) Application No.: Pat App Hei 5-51041(22) Application Date: March 11, 1993			292, Yoshida-cho, Totsuka-ku, Yokohama City, Kanagawa Pref.
(71) Applicant: 000005108 Hitachi, Ltd. 6, Surugadai 4-chome, Kanda, Chiyoda-ku, Tokyo		(72) Inventor:	Kenichi Kaki c/o Microelectronics Equipment Development Laboratory Hitachi, Ltd. 292, Yoshida-cho, Totsuka-ku, Yokohama City, Kanagawa Pref.
(72) Inventor: Kunihiro Katay c/o Microelectr Development L Hitachi, Ltd.	onics Equipment	(74) Agent:	Kazuko Tomita, Patent attorney (Continued to the last page)

(54) [Title of the Invention] Flash memory file storage device and information processor.

(57) [Abstract] (Modifications exist.)

[Construction]

In a file storage device using flash memory elements whose minimum deleting unit is larger than X bits and access width is x bits (x = X/p: p is an integer equal to or greater than 2) through an X-bit data bus, it is equipped with a flash memory device 5 consisting of p sets of flash memory element groups accessible simultaneously, a dividing means $51\sim54$ which divide data on the data bus into at least p parts, a data distributing means 61 which has at least a first function to make p pieces of x-bit data correspond to one set of the flash memory element groups and a second function to make each of the p pieces of x-bit data correspond to another set of the flash memory element groups, and a control means 56 which controls the data distribution means 61 so that the first and second functions are switched according to the number of storage capacity units for file management of the access target file.

[Efficacy]

It becomes possible to read multiple bytes simultaneously in parallel while effectively utilizing the memory area.

[Scope of Patent Claims]

[Claim 1]

In a flash memory file storage device which is a file storage device storing data through an X-bit data bus and which uses flash memory elements whose minimum deleting unit is larger than X bits and the access width is x bits (x = X/p: p is an integer equal to or greater than 2), a flash memory file storage device characterized by being equipped with a flash memory device consisting of p sets of flash memory element groups accessible simultaneously, a dividing means which divide data on the X-bit data bus into at least p parts, a data distributing means which has at least a first function to make p pieces of x-bit data obtained by the division correspond to one set of the flash memory element groups and a second function to make each of the p pieces of x-bit data correspond to another set of the flash memory element groups, and a control means which controls the data distribution means so that the first and second functions are switched according to the number of storage capacity units for file management of the access target file.

[Claim 2]

The flash memory file storage device described in Claim 1 characterized by the fact that the control means controls the data distribution means so that data of different files do not coexist in the memory area of the minimum deleting unit of the flash memory element.

[Claim 3]

The flash memory file storage device described in the Claim 1 or 2 characterized by the fact that the control means controls the data distribution means so that the second function is selected for data of continuous p pieces of storage capacity units in the file, and that the first function is selected for data of one storage capacity unit

[Claim 4]

The flash memory file storage device described in the Claim 1 or 2 characterized by the fact that the storage capacity unit and the minimum deleting unit of the flash memory element are equal to each other.

[Claim 5]

In an information processing device having as its components a central computing/processing means which processes programs and data, a clock oscillation means which drives the central computing/processing means, a file storage means having flash memory as its storage medium, a file storage control means which controls access of the flash memory of the file storage means, an information processing device loaded with a flash memory file storage device characterized by the fact that the same signal or synchronized signal with clock signal generated by the clock oscillation means is input to the file storage control means, and that the central computing/processing means and the file storage control means perform synchronized actions to send/receive file data.

[Claim 6]

The information processing device described in the Claim 5 characterized by the fact that when the one-time data access width is different between the central computing/processing means and the file storage means, the file storage control means is equipped with a means to output a status indication signal indicating whether file data are being processed or the processing is complete, the central computing/processing means has a function wherein it receives the status indication signal, if it indicates that it is in process, it halts the process until the processing is complete, the file storage control means has a data bit width control means which adjust the number of data bits dealt with by the file storage means to the processing data bit width of the central computing/processing device, the data bit width control means shows to the central computing/processing means that processing is taking place using the status indication signal, and allows it to stand by during the period necessary for adjusting the data bit widths, and performs data exchange by adjusting the processing data width of both.

[Claim 7]

The information processing device described in the Claim 6 characterized by the fact that the file storage means is composed of the number of flash memory groups necessary for generating data of the same number of bits with the data access width of the central computing/processing means, wherein sequential order is regulated for the memory groups, storing files over multiple storage capacity units following this regulated order of memory groups, and when the number of storage capacity units increases by updating a once-stored file, the increase is secured from the memory group regulated in order as the next of memory group where the last data of the file were stored in the previous storing.

[Claim 8]

In an information processing device equipped with a central processing device and a file storage device, characterized by the fact that multiple flash memory elements are used as the storage media of the file storage device, where the minimum deleting unit of data of the flash memory is made to be equal to the storage capacity unit for file management, and if the number of storage capacity units when the central processing device requests file access is plural, the multiple flash memory elements are accessed simultaneously, and if the number of storage capacity units is one, one piece of the multiple flash memory elements is accessed.

[Claim 9]

In a file storage device having flash memory as its storage medium, a flash memory file storage device characterized by the fact that if the storage capacity of a file to record extends over multiple storage capacity units, it is equipped with a chaining information storage means which records information in the physical location where the next storage capacity unit is stored for each storage capacity unit.

[Claim 10]

In a memory element where multiple memory chips are embedded in a package, a memory element where the memory package is equipped with the corresponding number of input/output data terminals to the total number of data inputs/outputs of all the memory chips, equipped with a data control means which controls switching/connecting input/output data of each memory chip and data input/output terminals and a control signal terminal for instructions from a memory user to the data control means, making it possible to switch/connect data of the multiple memory chips upon instructions of the control signal terminal to connect input/output data of an arbitrary memory chip to an arbitrary terminal of the input/output data terminals.

[Claim 11]

In a memory element where multiple memory chips are embedded in a package, a memory element where the memory package is equipped with the corresponding number of input/output data terminals to the total number of data inputs/outputs of all the memory chips, equipped with a data control means which controls switching/connecting input/output data of each memory chip and data input/output terminals and a control command setting means for instructions from a memory user to the data control means, making it possible to switch/connect data of the multiple memory chips upon instructions of the control command setting means to connect input/output data of an arbitrary memory chip to an arbitrary terminal of the input/output data terminals.

[Detailed Explanation of the Invention]

[0001]

[Field of Industrial Application]

The present invention relates to information equipment loaded with a file storage device having flash memory as its storage medium, and especially relates to a file access method of file storage devices suitable for information equipment where high speed file access is demanded.

[0002]

[Prior Art Technology]

In today's general information equipment starting with personal computers, auxiliary storage devices are almost indispensable peripheral equipment. Moreover, in general, auxiliary storage devices are contained in most equipment, and arranged so that the users can always deal with files of large capacities.

[0003]

Recently, there are increasing cases where personal computers of notebook size and palm-top type are used, and portability is coming to be regarded important. Therefore, in place of magnetic disk storage devices which are weak in terms of vibration and have a large power consumption, file storage devices having semiconductors as their storage media are drawing attention. For example, disclosed in Pat Open Hei 2-292798 Public Report is a technology of a semiconductor file storage device using a flash memory as its storage medium.

[0004]

Flash memory is nonvolatile memory which can be electrically rewritten, and because capacity increase and cost reduction are possible, it is one of the most effective memories as storage media of semiconductor file storage devices. The technology in the Pat Open Hei Public Report uses this memory to solve the problems in constructing a file storage device and devices for improving the ease of use. For example, it proposes a method of overcoming the shortcoming of flash memory in which the elements become degraded by frequent rewriting, a method of increasing the speed in a phase called, deleting necessary for rewriting a flash memory, etc. Also, as an interface with information equipment which becomes a host, it proposes it to be the same as that for magnetic disk devices, directed towards the construction of systems that can replace magnetic disk devices.

[0005]

[Problems overcome by the Invention]

The semiconductor file storage device of prior art technology uses the pre-existing interface bus of the host information equipment and places importance on compatibility with magnetic disk devices. Although this makes the semiconductor file storage device to be easily accepted by the users, in return for placing importance on compatibility with magnetic disk devices, no consideration is made on superiority of semiconductor storage elements to magnetic disk devices.

[0006]

Namely, although semiconductor storage elements enable very high speed data access because they are static recording media unlike magnetic disk devices which pick up data from rotating disks and perform writing, there is the problem that the superiority of this high speed access cannot be utilized with the same interface as with magnetic storage devices.

[0007]

It is an objective of the present invention to construct an interface which achieves high-speed access performance to the maximum by making semiconductor storage elements to be its storage media and to provide new auxiliary storage devices which improve the access performance, which is a shortcoming of magnetic disk devices.

[8000]

[Problem Resolution Means]

The flash memory file storage device by this invention is characterized by the fact that in a flash memory file storage device which is a file storage device storing data through an X-bit data bus and uses flash memory elements

whose minimum deleting unit is larger than the X bits and access width is x bits (x = X/p: p is an integer equal to or greater than 2), it is equipped with a flash memory device consisting of p sets of flash memory element groups accessible simultaneously, dividing means which divide data on the X-bit data bus into at least p parts, a data distributing means which has at least a first function to make p pieces of x-bit data obtained by the division correspond to one set of the flash memory element groups and a second function to make each of the p pieces of x-bit data correspond to another set of the flash memory element groups, and a control means which controls the data distribution means so that the first and second functions are switched according to the number of storage capacity units for file management of the access target file.

[0009]

[Operation]

In magnetic disk devices used in the current person computers, data access is slower than the memory access of the personal computer and does not have to operate in synchronization with the CPU in the personal computer. Therefore, the give and take of data of magnetic disk devices are performed on an asynchronous bus. When a semiconductor is made to be a storage medium, because it can follow operations of the CPU, it becomes significant to make it a synchronous operation.

[0010]

However, as a problem in such a case, there is the issue that the CPU processing bus width and the data access bus width of one chip of flash memory are different. Although this bus width difference can be solved by using memory chips in parallel in cases of DRAMs etc., flash memory has a fixed deleting unit where the minimum deleting unit is 512 bytes, for example. In this case, if multiple chips are utilized in parallel, the capacity of a deletion unit that is deleted at once becomes (512 × the number of parallel chips) bytes. Thus, the deleting target capacity is so large that data other than the deleting target are also deleted.

[0011]

On the other hand, because personal computer file management currently regards this 512 byte unit as one sector, changing this storage capacity unit for file management (also called the file management unit, below) should be avoided. Therefore, in accessing one sector which is the file management unit, if attempting to utilize four flash memory chips in parallel, the minimum deleting unit becomes larger as a result, and rewriting the sector will require deleting four times the capacity of one sector as described earlier. In order to avoid such a situation, if the CPU has a 32-bit bus and the flash memory has an 8-bit bus for example, one chip needs to be accessed four times sequentially to deal with the 32-bit bus of the CPU.

[0012]

However, when continuously accessing four sectors or more, there is no problem even if four chips are accessed simultaneously in parallel for each four-sector data and 32 bits from the CPU data bus are accessed simultaneously with a one-time access. Namely, if 512 bytes in the first sector are written by 32 bits at a time over 16 times, 128 (16×8) bytes are dispersed to each step. Next, 512 bytes in the sector are written by 32 bits at a time over 16 times. In the same way, 512 bytes in the third sector, and further 512 bytes in the fourth sector are written. At this point of time, all the capacity of the minimum deleting units of four chips is filled with data. Therefore, there is no problem in deleting this four-sector capacity at once when rewriting this file.

[0013]

Thus, simultaneous four-step parallel access is repeated for each four sectors of a file. If there are data left which do not fill the last four sectors, other measures will become necessary.

[0014]

If there are three sectors left, because 32 bits of the CPU cannot be divided by 3, they are separated into two sectors and one sector for handling.

[0015]

If there are two sectors left, or the file is two sectors in size in the first place, 32-bit data from the CPU are divided in two, and two chips are simultaneously accessed by 16 bits each at a time. The 512 bytes in the first sector are written onto two chips by 16 bits at a time over 32 times, where $256 (32 \times 8)$ bytes are dispersed onto each chip. In the same way, the 512 bytes in the second sector are written onto two chips by 16 bits at a time over 32 times.

[0016]

If there is one sector left, or the file is one sector in size in the first place, 32-bit data from the CPU are divided into four, and one chip is accessed by 8 bits at a time. The 512 bytes in the one sector are stored in one sector of the chip over 64 times.

[0017]

As with the above, changing the method of storing data according to the number of continuously accessed sectors contributes to an access speed increase and solves the deletion problem accompanying flash memory. Namely, in either storing method, because it is guaranteed that only data of the same file are stored inside the minimum deletion area of a chip, the problem accompanying the deletion of flash memory is solved.

[0018]

Here, although the flash memory is operated synchronously in this invention, delays occur according to the access scheme. For this problem, a wait status can be arbitrarily requested to the CPU by using a CPU having a ready signal input. CPUs having a ready signal input are popular today. For example, it is installed in all CPUs having 16 bit processing or higher by Intel Corp., which are the most popular as CPUs mounted in general-use personal computers. Because the CPU halts its processing cycle by negating this ready signal, if reading/writing of access data has not been completed, this signal can be just negated, and when the access is complete, the CPU resumes execution of the processing by asserting it. Because this is a control which becomes possible only when the file storage device is in a synchronous operation with the CPU, inputting synchronized clocks to the both at this time to make them operate synchronously is indispensable. By these controls, even when the data width per single processing is different between the CPU and the flash memory, it can be easily dealt with by letting the CPU wait until the data widths are adjusted.

[0019]

It is usually impossible in file management to separate anything dealt with in a continuous sector once. Namely, a file system can only access in file units. Therefore, when accessing multiple sectors continuously, if multiple chips are accessed simultaneously at the time of writing, using the multiple sectors in parallel, the file data as they were written can be obtained at the time of reading through the same parallel access.

[0020]

As in the above, according this invention, in an information processing device mounted with file storage devices having flash memories as its storage media, synchronous control with the system is performed so that the maximum performance can be drawn in it access performance which is highly superior to magnetic disk devices. In such a case, the CPU is put in a wait status upon necessity by a ready signal input to the system CPU to adjust the timing. Even when the system data bus width and the number of access data bits of one chip are different, it becomes possible to access at as high a speed as possible.

[0021]

The effect is especially great in reading/writing of large capacity files whose access speed is easily recognized by the user, namely in continuous sector accesses. Also, whereas the system data bus width and the number of the access data bits of one chip are different according to the purpose, performance, and age, highly-flexible configuration is made possible to deal with various things. Also, it can be applied to methods to access memory with interleaves to increase the speed.

[0022]

According to the configuration equipped with a chaining information, the access procedure from the system is simplified to support a high-speed access. Then, the file management itself can be simplified, and simplification of control circuit, control program, etc. can be achieved.

[0023]

Also, by being equipped with a data distribution function inside a memory element, reduction of peripheral circuits and data processing speed increase can be achieved.

[0024]

[Embodiments]

Embodiments of the present invention are explained hereafter, with reference to the drawings.

[0025]

First of all, shown in Fig. 1 is a standard personal computer configuration where the flash memory file device of this invention is installed. In the figure, 1 is a CPU which in charge of processing data and programs, and its data bus width is assumed to be 32 bits. No. 2 is a clock generator which generates a synchronous clock for the whole system. No. 3 is a system internal bus containing a data bus, an address bus, memory commands, I/O commands, etc. No. 4 is a file control circuit which performs file management and memory control of the flash memory file device of this invention. No. 5 is a flash memory array which becomes a storage medium of the flash memory file device, where the number of access data bits per chip is 8. no. 6 is a main memory control circuit which manages/controls the system main memory, and 7 is DRAM which is the main memory. No. 8 is a peripheral I/O bus control circuit, where a display control circuit 9 and a display 10 are connected as one of peripheral I/O devices. Listed as other peripheral I/O devices are a communication device 11, an external large capacity storage device 12, etc.

[0026]

Usually, the peripheral I/O bus control circuit contains another clock generation circuit, and these peripheral I/O devices operate based on that clock cycle. However, there can be one which is directly connected to the internal system bus 3 for speed enhancement and operates in synchronization with the CPU 1. No. 13 is a clock signal supplied to each circuit containing the CPU 1 for synchronizing circuits connected to the internal system bus 3. Note that it does not need to be entirely the same with the clock supplied to the CPU 1 but can be a divided one depending on the circuit as far as it is synchronized.

[0027]

No. 14 is a ready control signal input to the CPU 1, where the status indication signals output from individual circuits are general-controlled in a ready control circuit 15 and input to the CPU 1. No. 16 is a control circuit of input devices for the user of this system to instruct the desired processing, and 17 is an input device. In the figure, the input device is assumed to be a keyboard, and its control circuit 16 is assumed to be a keyboard controller (KBDC).

[0028]

Next, actions of the system in Fig. 1 are explained. During normal operation, the CPU 1 computes/processes programs and data stored in the main memory 7 to execute the process that the user instructed through the input device 17, and displays the result on the display 10. Also, if necessary, it starts up the communication device 11 and stores a large capacity of data to the large capacity external storage device 12. Then, in retrieving or storing files, it operates the flash memory file device consisting of the file control circuit 4 and the flash memory 5. When booting up the system also, the system program is loaded from here. During these operations, synchronous operations are performed by the clock 13 generated by the clock generator 2, and if there occurs a need for a certain circuit to request a stand-by to the CPU 1, that circuit request a CPU stand-by to the ready control circuit 15, and it is conveyed to the CPU 1 by negating the ready signal 14. The CPU 1 will continue to stand by until the ready signal 14 is asserted again. At this time, the file control circuit 4 can perform a control of increasing/decreasing the CPU stand-by time by the number of files requested to the CPU 1. This mechanism is explained with reference to Fig. 2.

[0029]

Figure 2 is a drawing to explain the internal configuration of the flash memory file device. In the figure, 3, 4, 5, and 13 are the same as those in Fig. 1, and the following are internal components of the file control circuit 4. No. 21 is a register group which performs interfacing with the system bus 3, no. 22 is a status register for reporting the status of the file control circuit 4 to the CPU 1, 23 is a register for setting the starting sector number to access, 24 is a register for setting the ending sector number to access, 25 is a command register which instructs the processing requested by the CPU 1 as a command code, and 26 is a data register which becomes a window of data give and take with the system bus. 27 is a controller which takes a general control of internal controls of the file control circuit 4, which is ideally a programmable, intelligent LSI such as a one-chip microcomputer. No. 28 is a control circuit which performs control of the flash memory 5 which is a storage medium, 29 is a data control circuit which performs control of data to read from or write to the flash memory. No. 30 is a DMA control circuit for performing memory access at high speed, and the system clock signal 13 is input to this circuit. No. 31 is a status indication signal output to the ready control circuit 15, no. 32 is a local bus inside this flash memory file device, and 33 is a control signal and address for accessing the flash memory.

[0030]

Next, actions of the flash memory file device in Fig. 2 are explained. When a necessity to access with the flash memory file device arises, the CPU 1 performs the access via the system bus 3. In order to do so, first the content of the status register 22 is read out to check whether it is in an accessible status or not. Then, the sector to access next is set to the starting sector register 23 and ending sector register 24. Then, it writes the command code (read or write) of the requested access to the command register 25. Then, the status register 22 is read again, and if the access is possible, data are written to or read from the data register 26.

[0031]

At this time, the controller 27 manages these interface registers 21 to respond to requests from the CPU 1. Namely, it reads the starting sector register 23, ending sector register 24, and command register 25, grasps the access content of the flash memory 5, write a code indicating the current status to the status register 22, and reports to the CPU 1.

[0032]

Because it is expected that the controller 27 is too slow in its operation speed to perform directly flash memory access for responding to the access requests from the CPU 1, the configuration is made so that the DMA control circuit 30 performs flash memory access at high speed and performs give and take of data with the system bus 3. The controller 27 will perform setting the access content, starting up the DMA, etc. to the DMA control circuit 30 and the memory control circuit 28 for that purpose.

[0033]

The DMA control circuit 30 performs address generation and timing generation for performing the DMA, and the memory control circuit 28 generates access signals follow that timing. The flash memory 5 performs give and take

of data with the data control circuit by these input signals. The data control circuit 29 performs data generation according to the number of sectors to access.

[0034]

For example, in the case of write access of one sector, data sent by one-time access from the system bus 3 are adjusted to the number of writing bits of one chip of flash memory. In this embodiment, because the data bus width of the system bus 3 is set to 32 bits, 32 bits of data are obtained through a transfer by one access. Then, because the data width of one chip of flash memory is set to 8 bits, the sent data are divided into four to write to the flash memory 5. Therefore, the processing of dividing 32-bit data into four 8-bit data is performed by the data control circuit 29 using a latch circuit. Also, in the case of read access of one sector on the contrary, the flash memory 5 is read accessed four times to prepare 32-bit data for one bus transfer. The wait time of the system bus occurring at this time is generated by a stand-by request to the CPU 1 by a status indication signal 31 generated by the data control circuit 29.

[0035]

On the other hand, in the case of access to multiple sectors, the data control circuit 29 adjusts the data to latch for increasing the access speed and execute it normally. For example, if it is a continuous read access of four sectors, because 32-bit data are completed by simultaneously reading four chips of 8-bit access flash memory 5, the wait time of the system bus 3 can be greatly reduced. Note that four-chip simultaneous write access needs to be performed at the time of writing to the flash memory 5. Otherwise, the order of data will come to differ and the file data will become abnormal. Note that because it is common to perform management with file units in systems dealing with file storage devices, it is usual to read-access the same number of sectors with the number of sectors when they were written, and if the access schemes according to the number of sectors are made entirely the same between writing and reading, there will be no need to record the information. Namely, if it is an access scheme of continuous writing of five sectors, the first four sectors are simultaneously written to four chips in parallel, and the remaining one sector is divided in four to one chip, adopted in both reading and writing for example, and normal file data can always be accessed. Here, to make sure, information on the data storing scheme may be recorded in data in sector units stored in the flash memory 5. As its record location, if there exists a redundant area other than the data storing area of the flash memory, storing there is appropriate, and if there is no redundant area, a separate storing area is installed for recording.

[0036]

A continuous access of six sectors is dealt with a parallel access of four sectors and a parallel access of two sectors.

[0037]

Next, these access signals and data control method are explained in even more detail with reference to Fig. 3.

[0038]

Shown in Fig. 3 is a configuration where the bit width of the system bus is set to 32 bits, and that of the flash memory to 8 bits. In the figure, numbers that already appeared before are identical to those explained so far. Newly, 41 is a counter for generating addresses of the DMA control circuit 30, where the system clock 13 and I/O access (command) signals or memory access (command) signals of the system bus 3 are input and counting up is performed in synchronization with this. No. 42 is a start-up register for DMA control where the local bus 32 of the controller 27 is connected, and a desired DMA transfer can be started by writing a code to this register. No. 43 is a sector register which is connected to the local bus 32, too, and DMA transfer of an arbitrary sector number can be performed by writing the sector number to access. In the actual operation, written value of this sector number is input to the memory control circuit 28 which is used for generating the upper-order address of the flash memory and chip select signal. No. 44 is a timing circuit which generates a timing signal for synchronizing in each control circuit at DMA transfer. No. 45 is a memory address generated by the memory control circuit 28 based on values of the counter 41 and sector register 43. No. 46 is a memory control signal generated by generation of the memory address 45. 51, 52, 53, and 54 are data latches of one byte (8 bits) each, constituting data latches of four bytes (32

bits) for data width conversion between 32-bit data and 8-bit data. When data of the system bus 3 are denoted as D0-D31, the latch 51 latches D0-D7, the latch 52 D8-D15, the latch 53 D16-D23, and the latch 54 D24-D31, respectively. 55 is a latch signal generation circuit for these data latches. 56 is a data control setting register which is connected with the local bus 32 and sets data width and data order. In this embodiment, generation of a latch signal and its timing are instructed to the latch signal generation circuit 55 by setting one of "1", "2", and "4" to this data control setting register 56 as the number of continuous access sectors at read access. Then, latch signals input to data latches 51, 52, 53, and 54 are 57, 58, 59, and 60, respectively. For example, if "1" is set, latch signals 57, 58, 59, and 60 are output sequentially one by one, and data from one chip of flash memory are accessed four times to generate 32-bit data which are output to the system bus 3. Also, if "2" is set, latch signals 57 and 58 are output simultaneously and afterwards latch signals 59 and 60 are output simultaneously, which are performed alternately, and data from two chips of flash memory are accessed twice each to generate 32-bit data which are output to the system bus 3. Also, if "4" is set, latch signals 57, 58, 59, and 60 are output simultaneously, and data from four chips of flash memory are accessed only once to generate 32-bit data which are output to the system bus 3.

[0039]

On the other hand, during a write access, latch signals are always sent to data latches 51, 52, 53, and 54 simultaneously to latch 32-bit data from the system at once. No. 61 is a data distribution circuit which distributes data stored in data latches 51, 52, 53, and 54 or data from the memory 5. No. 62 is a 32-bit data bus connecting the flash memory 5 and the data distribution circuit 61. No. 63 is a read/write signal for determining the data direction of the data distribution circuit 61, which should better receive supply from the command register 25 of the interface register 21. The data distribution circuit 61 is made as a bidirectional buffer, where one side is connected to data latches 51, 52, 53, and 54, and the other side to the flash memory 5. On the flash memory 5 side, the input is in 32 bits, and all the chips of the flash memory 5 are divided into four groups, which are divided into separate bit groups (Bits 0-7), (Bits 8-15), (Bits 16-23), and (Bits 24-31), and input as 32 bits in total. Then, the direction is determined by whether it is read or write, and partitioning of each data are determined by the setting content of the data control setting register 56.

[0040]

Specific explanations are given on this distribution of data using Fig. 12, Fig. 13, and Fig. 14. These figures show data distribution examples of the data distribution circuit 61 for different values set to the data control setting register 56. Figure 12 shows data distribution when the number of continuous access sectors is 1, Fig. 13 when the number of continuous access sectors is 2, and Fig. 14 when the number of continuous access sectors is 4, respectively, and there are four kinds of data distributions in each case depending on which of the four memory groups to access. Also, read and write are distinguished. When the number of continuous access sectors is 1, four system cycles make one access, when the number of continuous access sectors is 2, two system cycles make one access, and when the number of continuous access sectors is 4, one system cycle makes one access.

[0041]

When the number of continuous access sectors is 1, classification into four kinds is made depending on where in the divided memory to access, and when the number of continuous access sectors is 2 or 4, classification into four kinds again is made depending on which memory group is set as the starting point. Namely, the starting point can be adequately determined depending on how the memory is used, and by doing so the bias of used memory groups can be prevented. For example, although the data distribution method can be simplified if the memory group 1 is always set as the starting point, it is expected that the ratio of usage of the memory group 1 becomes high and there occur biases in both the amount of use and the frequency of use. If a bias occurs, one memory group eventually becomes unavailable, making is impossible to perform high-speed write access when the number of continuous sectors is 4. Therefore, it is made possible to set the starting point in any memory group.

[0042]

Note that although in reading when the number of continuous sectors is 1 or 2, data connection lines in the distribution circuit are made separate for each cycle in the figure, because the latch signal is not output to other than the target latch, the connection line may be shared instead of separating for each cycle. Namely, in reading of A

where the number of continuous sectors is 1 (Fig. 12), whereas the distribution is performed in a sequential cycle with latch 1 – memory group 1, latch 2 – memory group 1, latch 3 – memory group 1, and latch 4 – memory group 1, connection lines to all the latches may be connected to 1 of the memory group in all cycles. This is because even if data lines are connected, there is no influence if no latch signal is output.

[0043]

More specifically, referring to Fig. 12 in the write access of one sector for example, one byte connected one of the access target flash memory groups among the 32-bit data bus 62 is written to the flash memory with the data latch 51 at the first time, the data latch 52 at the second time, the data latch 53 at the third time, and the data latch 54 at the fourth time, which is repeated from 51 sequentially. In the read access, one cycle of data are distributed to each latch by the latch signal.

[0044]

In the write access of two sectors, namely, if it is a write with a data width of 2 bytes, from Fig. 13, as 2-byte data connected to the corresponding two memory groups among the 32-bit data bus 62, data are received from the data latches 51 and 52 at the first access, 53 and 54 at the second access, and distributed alternately afterwards. On the other hand, in the read access the order becomes reversed, and data are distributed from the corresponding two memory groups to the data latches 51 and 52 in the first access, 53 and 54 in the second access, and this is repeated.

[0045]

In the write access of four sectors, namely, if it is a write with a data width of 4 bytes, the buffer direction becomes the one from the data latch to the flash memory 5, the 32-bit data bus 62 is connected to the data latches 51, 52, 53, and 54 sequentially from its top memory group, and 32-bit access is completed by one-cycle access. In reading, the direction becomes the opposite.

[0046]

In order to perform the actions, the controller 27 needs to set appropriate values to the registers explained so far before starting up the DMA control circuit 30.

[0047]

When multiple memory groups are accessed simultaneously in order to increase the speed as described earlier, addresses given to the individual memory groups are investigated below referring to Fig. 5.

[0048]

In Fig. 5, 81-84 indicates memory groups 1-4, respectively. The same figure (1) shows a state where a certain amount of file writing has been performed, and the same figure (2) shows a state where a certain file has been updated and its file size has increased. The data code (m-n) shown in the figure indicates a file number m and a sector number n in each file. For example, (3-2) indicates the second sector of the file number 3. Note that this figure shows area (having a capacity of one sector or more) of which memory group is used how as a whole, and in actuality, at a continuous access of two sectors or more, instead of content of only a single sector being stored in a one-sector capacity area of each memory group, contents of multiple sectors are stored dispersed. This point will be described in detail later in the explanation of file management.

[0049]

In Fig. 5 (1), in the access of file number 1 (all sectors coded as 1-n), in a simultaneous access from 1-1 to 1-4, because these are arranged in the same line, same address can be given to these memory groups. However, in file number 2, if 2-1 to 2-4 are used for a simultaneous access, the memory group 4 needs to be given a different address from other memory groups. This means that the same number of address buses with the number of memories need to be installed. Or, there needs to be some way to give different addresses to the memory groups. In order to avoid

this, an access scheme needs to be taken in accesses of file number 2 that 2-1 is accessed alone, 2-2 and 2-3 are simultaneously accessed, and 2-4 is accessed alone again. However, this will generate a waste in increasing the speed. Then, an example of configuration for giving different addresses is explained using Fig. 9.

[0050]

Figure 9 is an example of configuring an address generation circuit inside the memory control circuit 28 when the number of memory groups is set to 4. In the figure, 201~204 are four memory groups constituting the flash memory 5, where 201 is a first memory group a, 202 is a second memory group b, 203 is a third memory group c, and 204 is a fourth memory group d. 205 is a latch circuit b of the high-order address given to the memory group b, 206 is a latch circuit c giving to the memory group c, and 207 is a latch circuit d giving to the memory group d. 208 is the address bus of the memory control circuit 28 (corresponding to 45 in Fig. 3), and 209 is the low-order address of the address bus 208. The number of its address bits is set to the number of address bits which corresponds to that for accessing the storage capacity of the data deletion minimum unit or the minimum unit for file management of the flash memory chip. For example, if the data deletion minimum unit is 512 bytes, it becomes 9 bits. Only when the data deletion minimum unit of the flash memory chip is smaller than the minimum unit for file management, it is effective to make it the number of address bits which corresponds to the minimum unit for file management. 210 is the high-order address of the address bus 208 excluding the low-order address 209. Note that even higher-order address which is unnecessary in accessing the memory groups is removed. No. 211 is a high-order address stored in the address latch b for accessing the memory group b, 212 is a high-order address stored in the address latch c for accessing the memory group c, and 213 is a high-order address stored in the address latch d for accessing the memory group d. No. 214 is a memory control signal for the memory group a201, 215 is a memory control signal for the memory group b202, 216 is a memory control signal for the memory group c203, and 217 is a memory control signal for the memory group d204.

[0051]

In the configuration of Fig. 9, when accessing the memory group a to the memory group d simultaneously, high-order addresses to access these memory groups are written in advance to the address latches 205~207. Then, when performing the access, because the low-order address 210 is common to all the memory groups, the address bus supplies the address for accessing only the memory group a, and memory groups other than the memory group a are accessed through the high-order addresses from the corresponding address latch circuit. Note that access control is entrusted to the memory control signals 214~217, and if access is only to the memory group a and the memory group b for example, it is arranged so that only the memory control signals 214 and 215 become active. Also, in accessing only the memory group d for example, unless the memory control signal 21 is set active, the memory group a may be give any address without a problem. By this means, it becomes possible to give different addresses to individual memory groups, only if the memory groups are dispersed into 4, data of the same file stored in locations at physically different addresses can be accessed simultaneously, enhancing the contribution of speed increase. In the configuration of Fig. 9, the address latch of the memory group a can be omitted. Of course, if it is effective to install an address latch also for the memory group a, it may be done so.

[0052]

According to the above embodiment, the CPU I can perform read/write access of a desired sector at high speed by performing simple specifications to relatively a small number of registers. Also, the file controller is made as a one-chip microcomputer, where fine control can be instructed by software, and data transfer can be performed at high speed by loading a DMA transfer control circuit even if the one-chip microcomputer can only perform slower operations than the system. However, if the operation speed of the one-chip microcomputer is high enough to perform high-speed operations for the system, the DMA control circuit is not necessary, and a configuration where all data transfers are performed by the one-chip microcomputer can also be considered.

[0053]

Also, although an explanation has been given in this embodiment assuming the data buses are 32 bits for the system and 8 bits for the flash memory, also for the CPU 1 of 16-bit operation, CPUs of 64-bit operation, and a flash memory of 16-bit I/O, adjustment to other data widths can be easily performed by changing the number of data

latches, configuration of the data control setting register, and control programs of controllers. The concrete example is shown in Fig. 15. Shown in Fig. 15 are concrete numerical values of hardware configuration in a combination of individual bit widths. The horizontal configuration of the figure is the number of data bits of the flash memory, where 4 bit, 8 bit, 16 bit, and 32 bit are listed as examples. The vertical configuration shows the system data width, where 8 bit for simple information equipment, 16 bit and 32 bit which are the mainstream of the present personal computers, and 4 bit and 128 bit for the future personal computers and high-performance computers are listed as examples. Also, the data distribution circuit listed as a hardware configuration is, if explained using the data distribution circuit 61 of the embodiment, shown in the number of bits of one circle × the number of circles in the figure. Connection of each circle can be shown in the same idea with Fig. 12 ~ Fig. 14. While the number of latches is increase or decrease of the number of latches 51~54 in the embodiment, if the number of memory data bits is larger than the system data width, the latch location will be configured in the data distribution circuit memory side. The number of memory groups indicates the number of divisions of the memory which is divided in four in the embodiment.

[0054]

Note that the number of distribution of the data distribution circuit, the number of latches, and the number of memory groups are lower limit numbers including this embodiment, and if there is some room in the circuit scale, the number of terminals, etc., increasing them will make a more effective system configuration. That is because increasing the number of memory groups gives more room in selecting memory for storing data, which can prevent biases of memory usage and frequency of use. Also, because the number of memories to access in parallel can be increased, speed increase can be further progressed. Especially, when the system data width and the number of memory data bits are equal to each other or the number of memory data bits is larger, although there is no effect of adjusting the data bus widths at all as described in the embodiment, multiple memory chips can be simultaneously accessed and speed increase by the so-called interleave method can be realized. In this case, at the same time with increasing the number of memory groups, the number of memory data distributions in the data distribution circuit and the number of latches need to be increased.

[0055]

Note that although explained in this embodiment is that the flash memory can follow data transfer from the system, to do so it is preferable that a write buffer be installed inside the flash memory. If it is a flash memory which can perform writing at high speed in the future, this kind of write buffer will become unnecessary. If no write buffer is contained in the flash memory, a write buffer can be installed between the flash memory and the data control circuit. Then, at each write access, writing is performed not directly to the flash memory but first to the write buffer, and after data transfer from the system is complete, writing is performed from the write buffer to the flash memory. The configuration diagram of an embodiment of this case is shown in Fig. 4.

[0056]

In Fig. 4, numbers which already appeared before are the same with those explained so far. As new ones, 71 is a data selector which switches connection with the data distribution circuit 61 depending on whether the access is read or write, 72 is a write buffer of 32-bit width which temporarily stores write data, and 73 is a read/write signal for switching the data selector 71, where a part of data of the command register 25 is better to be input. If the access is write, the data distribution circuit 61 is connected with the write buffer, write data are stored in the write buffer, and the controller performs writing to the flash after data transfer from the system. If it is read, the data distribution circuit 61 is connected directly to the flash memory, and the same operation with the read access in Fig. 3 describe above is executed. By making it the configuration, even using a flash memory which does not contain a write buffer and has a slow writing, high-speed accesses become possible, seen from the system.

[0057]

Next, an embodiment of file management is explained with Fig. 5 as an example. Although embodiments of hardware have been explained so far, how to store actually to the flash memory is described below. This operation is basically performed by the system CPU, system program, and the controller of the flash memory files, where the central issue is operation by software. In the explanation using Fig. 5, instead of the content of the software itself,

shown is how unit capacity area (for one sector) of each memory group of the flash memory as the whole is assigned to a sector of a file as a result of the operation. For each sector of a file, unit capacity area is secured in sequential memory groups. For continuous sectors of four or more, one unit capacity area of sequential memory groups 1~4 are assigned to the four sectors (1-1~1-4 in the figure for example). Note that data in each sector are actually stored dispersed in four unit capacity areas. To two sectors (1-5~1-6 in the figure for example), unit capacity areas of two memory groups are assigned. In this case also, data in each sector are stored dispersed in two unit capacity areas. Assigned to the last sector 1-7 of file 1 is a unit capacity area of a single memory group.

[0058]

Here, an even more detailed explanation is given on dispersed storing of two sectors and four sectors using Fig. 10 and Fig. 11. Shown in Fig. 10 is an example of 4-byte simultaneous write, and Fig. 11 is an example of 2-byte simultaneous write. In the same ways as the above, it is assumed that the host system bus is 32 bits, and that the memory access width of one memory group is 8 bits.

[0059]

Shown in Fig. 10 is an example of 4-sector simultaneous write to the memory groups a~d. In the figure, indicated with 211 is data from the system bus, which are sent with 32 bits (4 bytes) as a unit. Indicated with 222~225 are sequential numbers of 8-bit (1-byte) unit data, 222 is the first byte data, 223 is the second byte data, 224 is the third byte data, and 225 is the fourth byte data. Following them, data up to the 2048th byte are continuously sent as those for 4 sectors. Actually, because of the 32-bit bus, from the first byte to the fourth byte are simultaneously received, and the following are the same. Nos. 51~54 are data latches for temporary storage of data shown in Fig. 3.

[0060]

Because of being simultaneously written 4 bytes at a time, after storing 32 bits, namely 4 bytes, simultaneously to the data latches 51~54, each byte is dispersed to the memory groups a~d and is written one byte each. For the next 32-bit data, each byte is written to the following parts of the memory groups a~d. In this way, when 512 bytes corresponding to 1 sector are written, subsequently data for the second sector are written by 4 bytes at a time to the following parts of the memory groups a~d in the same way. Although Fig. 5 is shown for convenience as if each sector is assigned to a specific memory group, as in the above explanation, actually data in each sector are not stored only in a specific memory group but written dispersed to the memory groups a~d. Note that it is true that data of the whole 4 sectors are stored in an area of 4-sector capacity in the memory groups a~d.

[0061]

Shown in Fig. 11 is an example of 2-byte simultaneous write to the memory group a and the memory group b.

[0062]

Because of being a simultaneously written 2 bytes at a time, after storing 32 bits, namely 4 bytes, simultaneously to the data latches 51~54, these are divided in two by 2 bytes each, the first half 2 bytes are first written to the memory group a and the memory group b by 1 byte each, next the latter half 2 bytes are written to the memory group a and the memory group b by 1 byte each. In this way, when 512 bytes corresponding to 1 sector are written, subsequently data for the second sector are written from the first byte to the following parts of the memory groups a and b in the same way. In this case also, the first sector is not stored only to a specific memory group but written dispersed to the memory groups a and b, and in the same way, the second sector is written dispersed to the memory groups a by following the first sector.

[0063]

Although writing to a single sector is not shown, individual byte data of the data latches 51~54 are simultaneously stored to a certain memory group sequentially in this case. Only in this case, data of one sector are stored to a specific memory group without being dispersed.

[0064]

As can be seen from the above, the important thing is that there is no data mixed from different files in the area of the minimum deletion unit (512 bytes corresponding to one-sector capacity here) of a flash memory element as a result of the above operations. By this guarantee, it becomes possible to achieve high-speed file data storing by writing multiple bytes simultaneously in parallel as effectively utilizing the storage area of memory when rewriting a file without deleting data of other files.

[0065]

As stated above, Fig. 5 (1) shows a state where a certain degree of file writing has been performed, Fig. 5 (2) a state where a certain file has been updated and the file size has increased afterwards. In Fig. 5 (1), storing is performed so that different memories are assigned in the order of file numbers to be stored and the order of sector numbers. In principle, they are packed to leave no space so that there will be no waste in terms of management.

[0066]

As shown in Fig. 5 (1), if file sectors are stored in memory groups by packing sequentially and continuously so that no vacant space occurs, when a file size has increased by updating the file, there occurs cases as shown in Fig. 5 (2) where continuous storing in terms of physical storage location is impossible. Even in such a case, storing is performed so that the order of memory groups becomes continuous. Namely, if the file number 4 is taken as an example, while five sectors from 4-1 to 4-5 are stored in (1), if two sectors are added in (2), because 4-1 is started from the memory group 3, areas in the memory groups 2 and 3 are secured for the increased portion of 4-6 and 4-7. When writing a file whose number of sectors is increased, 4-5 and 4-6 are treated as 2-sector continuous sectors at this time, and 4-7 is treated as a single sector. Namely, added sectors also receives a treatment as continuous sectors together with already-stored sectors. In order to perform smoothly these storing and reading out in file management, it is believed to be more appropriate as a hardware configuration that specification of access sectors from the system should be the starting sector and the number of sectors and grasping the physical storage locations should be performed inside the file system. Namely, whereas specifying access files from the system should be simplified as much as possible for the speed increase, if physical locations are scattered, specifying the physical locations becomes complicated. Therefore, the ending sector 24 shown in Fig. 2 should be removed in this sense. Then, by storing information indicating file chaining in an redundant area of the memory to store information other than data if it exists, or in another storage means if it does not exist, because if the file starting number is specified, all the physical locations of sector numbers following it become clear by chaining, a continuous access becomes possible.

[0067]

Shown in Fig. 6 is an example of chaining information. In the figure, 85 is file data stored in memory, which are data of file number 4 and sector number 5. 85 is the data of file number 4 and sector number 6 that follow them. And 87 is data of file number 4 and sector number 7 that further follow them. Note that although these data are arranged in the order of the sector numbers, they may be mixed in the actual storage state. Namely, data may be stored scrambled by accessing multiple chips simultaneously through a continuous sector access. However, because numbering of data storage by byte is necessary even in such a case, sector numbers are very important. 88 is a physical address indicating the physical location on memory where the file data 85 are stored, where the number "3" on the left side is the memory group number, the number "5" on the right side is the address in that memory group. 89 and 90 are physical addresses of the file data 86 and the file data 87 in the same way. 91 is chaining information indicating the physical address where the next sector of the file data 85 are stored, and because the file data 85 are data of file number 4 and sector number 5, the chaining information 91 indicates the physical address where data of file number 4 and sector number 6 are stored. The number on the left side is the memory group number, and the one on the right side is the address in the memory group. In the same way, chaining information 92 indicates the physical address where data of file number 4 and sector number 7 are stored, and chaining information 93 indicates a case where the next sector does not exist. Namely, it can be told that the file of file number 4 ends with 7 sectors. If this chaining information is attached with file data, the system CPU does not have to grasp the physical location of file storage but can take a scheme of simply accessing the file itself. Then, by the controller of file control performing physical accessing of memory as referring to the chaining information, even with a file whose physical storage locations are not continuous but scattered, a continuous access becomes possible. In that case, a

configuration to input different addresses for simultaneous access of different memory groups is necessary. Note that as stated earlier in Fig. 9, low-order address for the one-sector access can be shared, necessity is only for the high-order address for more than that. According to embodiments using chaining information above, access specification from the system can be simplified to enable the execution with smaller amount of information.

[0068]

Next, an explanation is given on an embodiment of embedding various kinds of functions in a memory element itself

[0069]

Figure 7 is a configuration diagram of a memory element where multiple memory chips are contained in a package and an additional circuit is installed. In the figure, 101 is a memory package, $102\sim105$ are memory chips having the same function, $106\sim109$ are input/output data terminals of the memory package 101, each of which can perform data input/output of one memory chip. For example, if the memory chip 102 has 8-bit data input/output, $106\sim109$ come to have 8 bits \times 4 = 32 bits of data input/output terminals in total. No. 110 is a signal input terminal which specifies the path to connect these memory chips with input/output terminals, 111 is a specification signal, and 112 is a connection path setting circuit. A user of this memory 101 executes an access after setting 109 with the signal input terminal 110 from the data input/output terminal 106. It is considered as an example that this setting is selected from connection paths such as those in Fig. 12, Fig. 13, and Fig. 14 stated earlier. In the memory 101, set data connection is sent as the specification signal 111 to the connection path setting circuit 112, the connection setting circuit 112 connects the memory chips $102\sim105$ with the data input/output terminals $106\sim109$ according to the setting, and realizes connection of data in the memory chip with the desired data bus.

[0070]

Figure 8 is a configuration example of a memory element which performs setting of data connection from a user by a command input. In the figure, 113 is a command control circuit which creates the specification signal 111 from a register of the command set value and its set value. 114 is a data line where the user set the command set value using a part of the data input/output terminal. Others are the same as those with the same numbers in Fig. 7. A user selects a data connection path with Fig. 12, Fig. 13, and Fig. 14 as an example, sets as a command code from a part of data bus 114 to the command control circuit 113, and sends the specification signal 111 which corresponds to the connection path setting circuit 112 from the command code set in the command control circuit 113. Below is the same as the explanation of Fig. 7. According to this embodiment by Fig. 7 and Fig. 8, another embodiment explained so far can be realized as a memory element, and there is an efficacy that reduction of peripheral circuits can be achieved. Note that although in this embodiment multiple chips and control circuits are to be loaded in a memory package, by uniting these into one chip, miniaturization and speed increase can be promoted.

[0071]

[Efficacy of the Invention]

According to the present invention, it becomes possible in a flash memory device to achieve high-speed file data storing by writing multiple bytes simultaneously in parallel as effectively utilizing the storage area of the memory when rewriting a file without deleting the data of other files.

[Brief Explanation of the Drawings]

- [Fig. 1] A block diagram showing a system configuration which realizes this invention.
- [Fig. 2] A block diagram showing the configuration of an embodiment of the flash memory file device.
- [Fig. 3] A block diagram of the main section for explaining actions of the embodiment.
- [Fig. 4] An explanatory drawing showing data control when a slow-writing flash memory chip is used in the embodiment.
- [Fig. 5] An explanatory drawing of an execution example of storing files to the memory in the embodiment.
- [Fig. 6] An explanatory drawing of an execution example of storing chaining information in another embodiment of this invention.
- [Fig. 7] An explanatory drawing of a memory configuration example where the data distribution function by the signal terminal input specification is installed in the memory element.
- [Fig. 8] An explanatory drawing of a memory configuration example where the data distribution function by the command setting input specification is installed in the memory element.
- [Fig. 9] An explanatory drawing of address connection of the memory groups in the embodiment.
- [Fig. 10] An explanatory drawing of actions at 4-byte simultaneous write in the embodiment.
- [Fig. 11] An explanatory drawing of actions at 2-byte simultaneous write in the embodiment. (system bus 32 bit,)
- [Fig. 12] An explanatory drawing of data distribution at memory 1-chip simultaneous access in the embodiment.
- [Fig. 13] An explanatory drawing of data distribution at memory 2-chip simultaneous access in the embodiment.
- [Fig. 14] An explanatory drawing of data distribution at memory 4-chip simultaneous access in the embodiment.
- [Fig. 15] An explanatory drawing of hardware configurations in various configurations of the system bus and the memory data bus.

[Explanations of the Codes]

1: CPU, 2: Clock generation circuit, 3: System bus, 4: File control circuit, 5: Flash memory, 6: Main memory control circuit, 7: Main memory, 8: External I/O control circuit, 9: Display control circuit, 11: Communication circuit, 12: Large capacity external storage device, 13: System clock, 15: Ready control circuit, 16: KBDC, 21: I/F register, 22: Status register, 23: Starting sector register, 24: Ending sector register, 25: Command register, 26: Data register, 27: Controller, 28: Memory control circuit, 29: Data control circuit, 30: DMA control circuit, 31: Status indication signal, 32: Local bus, 41: Counter, 42: Startup register, 43: Sector register, 44: Timing control circuit, 45: Address, 46: Control, 51: Latch circuit, 52: Latch circuit, 53: Latch circuit, 54: Latch circuit, 55: Latch circuit generation circuit, 56: Data control setting register, 61: Data distribution circuit, 63: Read/write signal, 71: Data switching circuit, 72: Write buffer, 73: R/W signal, 85: Data (4-5), 86: Data (4-6), 87: Data (4-7), 91: Chaining information, 101: Memory package, 110: Specification signal input terminal, 112: Connection path setting circuit, 113: Command control circuit, 201: Memory group a, 202: Memory group b, 203: Memory group c, 204: Memory group d, 205: Address latch b, 206: Address latch c, 207: Address latch d, 208: Address bus, 209: Low-order address, 210: High-order address, 214-217: Memory control signals.

(Continuation of the front page)

(72) Inventor: Jun Kitahara

c/o Microelectronics Equipment Development Laboratory

Hitachi, Ltd.

292, Yoshida-cho, Totsuka-ku, Yokohama City, Kanagawa Pref.

(72) Inventor: Yasuhiro Hida

c/o Microelectronics Equipment Development Laboratory

Hitachi, Ltd.

292, Yoshida-cho, Totsuka-ku, Yokohama City, Kanagawa Pref.

(72) Inventor: Kazunori Furusawa

c/o Semiconductor Design Development Center

Hitachi, Ltd.

20-1, Johsui-Honcho 5-chome, Kodaira City, Tokyo